4570 Renesas Electronics Corporation., 4570 Datasheet
4570
Available stocks
Related parts for 4570
4570 Summary of contents
Page 1
To all our customers Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April ...
Page 2
... The various microcomputers in the 4570 Group include variations of the built-in memory size. The mask ROM version and One Time PROM version of 4570 Group are produced as shown in the table below. FEATURES Minimum instruction execution time When f selected for system clock ...
Page 3
... BLOCK DIAGRAM 2 MITSUBISHI MICROCOMPUTERS 4570 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER ...
Page 4
... The instruction clock is a signal derived from dividing the system clock by 3. The one cycle of the instruction clock is equivalent to the one machine cycle. Machine cycle The machine cycle is the standard cycle required to execute the instruction. MITSUBISHI MICROCOMPUTERS 4570 Group = 5 5 output pin. OUT . ...
Page 5
... VDCE pin is used to control the operation/stop of the voltage drop detection circuit. The circuit is operating when “H” level is input to the VDCE pin stopped when “L” level is input to this pin. MITSUBISHI MICROCOMPUTERS 4570 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER Function certainly. ...
Page 6
... N-channel open-drain 4 OP1A IAP1 2 IAP2 SNZI0 (Note) 4 OP3A N-channel open-drain IAP3 4 IAP4 MITSUBISHI MICROCOMPUTERS 4570 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER Multifunction Connection Connect set the output latch to SS “0” and open. Connect to V (Note 2) or open (Note 3). SS Open ...
Page 7
... Timer 2 underflow signal output P4 2 Pull-up transistor (Note 1) Notes 1. Applied potential to ports P2 PU0 represents MITSUBISHI MICROCOMPUTERS 4570 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER IAP2 instruction input (Note 1) External interrupt circuit IAP2 instruction P2 (Note 1) IAP3 instruction (Note 1) ...
Page 8
... Reload register R3H (8) 0 Reload control circuit Timer 3(8) 1 (T3AB) Reload register R3L (8) (T3AB) (TAB3) (TAB3) Register B Register A Timer 1 underflow signal C2 0 MITSUBISHI MICROCOMPUTERS 4570 Group To timer 1 CARRY (Note Port CARR Timer 3 T3F interrupt Note : This symbol represents a parasitic diode ...
Page 9
... Fig. 3 Registers A, B and register E ROM 8 Specifying address The contents of register D register A High-order 2 bits MITSUBISHI MICROCOMPUTERS 4570 Group <Carry> (CY) (M(DP)) Addition ALU (A) <Result> <Clear> RC instruction <Rotation> RAR instruction ...
Page 10
... NOP 16 (PC) ( (SP) 7 Note: Returning to the BM instruction execution address with the RT instruction, and the BM instruction is equivalent to the NOP instruction. Fig. 6 Example of operation at subroutine call 4570 Group (SP (SP (SP (SP (SP (SP (SP (SP Subroutine SUB1 : NOP · · ...
Page 11
... Specifying page Fig. 7 Program counter (PC) structure (bits which Register X (4) Register Z (2) Fig. 8 Data pointer (DP) structure 0 1 Register Y (4) Fig instruction execution example MITSUBISHI MICROCOMPUTERS 4570 Group Program counter (PC ...
Page 12
... Pages 31) 0 FFF 63 63) 128 (0 to 127) 128 (0 to 127) 1 FFF 16 Fig. 10 ROM map of M34570Mx 0080 to 00FF ) is reserved 16 0084 0086 0088 00FF Fig. 11 Interrupt address page (addresses 0080 MITSUBISHI MICROCOMPUTERS 4570 Group ...
Page 13
... SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER Table 2 RAM size Product M34570Mx M34570Ex RAM 128 words 4 bits (512 bits) 0 Register Z ... Register MITSUBISHI MICROCOMPUTERS 4570 Group RAM size 128 words 4 bits (512 bits) 128 words ...
Page 14
... External 0 interrupt Timer 1 interrupt Timer 2 interrupt – Timer 3 interrupt Table 5 Interrupt enable bit function Interrupt enable bit 1 0 MITSUBISHI MICROCOMPUTERS 4570 Group Interrupt Activated condition address Address 0 Level change of in page 1 INT pin Address 4 Timer 1 underflow in page 1 Address 6 Timer 2 underflow ...
Page 15
... Timer 1 T1F V1 2 underflow Timer 2 T2F V1 3 underflow Timer 3 T3F V2 0 underflow Request Enable Activated flag bit condition (state retained) Fig. 15 Interrupt system diagram 4570 Group Address 0 in page 1 Address 4 in page 1 Address 6 in page 1 Address 8 in page 1 INTE Enable flag ...
Page 16
... RAM back-up : 0000 2 0 This bit has no function, but read/write is enabled This bit has no function, but read/write is enabled This bit has no function, but read/write is enabled Interrupt disabled (SNZT3 instruction is valid) 1 Interrupt enabled (SNZT3 instruction is invalid) 4570 Group R ...
Page 17
... Interrupt enabled state Interrupt activated condition satisfied )/4 is selected just after system is released from reset. IN MITSUBISHI MICROCOMPUTERS 4570 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER ...
Page 18
... SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER Valid waveform Falling waveform (“H” “L”) Rising waveform (“L” “H” Falling 0 One-sided edge detection circuit 1 Skip Rising SNZI0 instruction MITSUBISHI MICROCOMPUTERS 4570 Group Valid waveform selection bit ( External 0 EXF0 interrupt 17 ...
Page 19
... This bit has no function, but read/write is enabled This bit has no function, but read/write is enabled. 1 /INT pin, the external interrupt request flag EXF0 may be set to “1” when the contents 1 MITSUBISHI MICROCOMPUTERS 4570 Group /INT pin function. Set the contents 1 at RAM back-up : state retained R/W ...
Page 20
... TIMERS The 4570 Group has the programmable timers and a fixed dividing frequency timer. Programmable timer The programmable timer has a reload register and enables the frequency dividing ratio to be set decremented from a set value n. When it underflows (count 1), a timer interrupt request flag is set to “ ...
Page 21
... The 4570 Group timer consists of the following circuits. • Prescaler : frequency divider • Timer 1 : 10-bit programmable timer with the interrupt function and the carrier wave output auto-control function • Timer 2 : 8-bit programmable timer with the interrupt function • Timer 3 : 8-bit programmable timer with the interrupt function and the carrier wave generation function • ...
Page 22
... Reload register R3L (8) (T3AB) (TAB3) Register B Register WDF1 WDF2 WEF output 9 Timer 2 underflow signal 1/2 MITSUBISHI MICROCOMPUTERS 4570 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER Timer 1 T1F interrupt Timer 2 T2F interrupt CARRY T Q (to timer 1/port CARR Timer 3 ...
Page 23
... This bit has no function, but read/write is enabled. 1 Count source Timer 2 underflow signal Prescaler output (ORCLK f f(X )/ Not available 1 at reset : 00 at RAM back-up : state retained 2 4570 Group R/W 2 R/W R/W R page ...
Page 24
... When a value set in reload register timer 2 divides the count source signal by n 255). Data can be read from timer 2 to registers A and B with the TAB2 instruction. Stop counting and then execute the TAB2 instruction to read its data. 4570 Group 23 ...
Page 25
... SNZT2, SNZT3). Use the interrupt control registers V1 and V2 to select an interrupt or a skip instruction. An interrupt request flag is cleared to “0” when an interrupt occurs or when the next instruction is skipped with a skip instruction. 24 SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER )/2 is selected as the IN MITSUBISHI MICROCOMPUTERS 4570 Group ...
Page 26
... WRST EPOF POF Oscillation stop Fig. 21 Program example to enter the RAM back-up mode when using the watchdog timer MITSUBISHI MICROCOMPUTERS 4570 Group 16 ______ pin outputs “L” level to reset the RESET BFFF 16 3FFF 16 System reset ; Clear WDF1 flag ...
Page 27
... CARRIER WAVE GENERATING CIRCUIT The 4570 Group has a carrier wave generating circuit that generates the transfer waveform for various remote control carrier wave. The carrier wave generating circuit outputs the signal inverted every timer 3 underflow (CARRY) from port CARR. When using the carrier wave generating circuit, select the f(X ...
Page 28
... Interval “b” is set by Interval “c” is set by reload register R1 reload register R1 Carrier wave output start ( ( ( MITSUBISHI MICROCOMPUTERS 4570 Group 03 Timer 3 reload register R3H 16 Timer 3 reload register R3L 02 16 R3L “c” “d” Interval “d” is set by reload register (C2 ...
Page 29
... Power-on reset circuit Voltage drop detection circuit Watchdog timer output WEF This symbol represents a parasitic diode. Power-on MITSUBISHI MICROCOMPUTERS 4570 Group ____________ RESET pin, software starts Software start (Address 0 in page 0) Software start (Address 0 in page 0) RESET pin and V at the shortest ...
Page 30
... MITSUBISHI MICROCOMPUTERS 4570 Group State (Interrupt disabled (Interrupt disabled (Interrupt disabled (Prescaler and timer 1 stopped) ...
Page 31
... Voltage drop detection circuit Watchdog timer output WEF Note: Set the VDCE pin to “H” level to operate the voltage drop detection circuit. MITSUBISHI MICROCOMPUTERS 4570 Group Internal reset signal The microcomputer starts operation after the f counted 10757 to IN 10786 times. ...
Page 32
... RAM BACK-UP MODE The 4570 Group has the RAM back-up mode. When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state. The POF instruction is equivalent to the NOP instruction when the EPOF instruction is not executed before the POF instruction. ...
Page 33
... K0. Set the port using the key-on wakeup function selected to “H” level before going into the RAM back-up mode. Select the return level (“L” level or “H” level) with the bit 2 of register I1 according to the external state before going into the RAM back-up mode. 4570 Group ...
Page 34
... Pull-up transistor Pull-up transistor OFF Pull-up transistor ON 1 Pull-up transistor OFF 0 Pull-up transistor ON 1 Pull-up transistor OFF 0 Pull-up transistor ON 1 MITSUBISHI MICROCOMPUTERS 4570 Group B f(X ) stop IN (RAM back-up mode) Software start Yes P = “1” Warm start Cold start at RAM back-up : state retained ...
Page 35
... ROM ORDERING METHOD Please submit the information described below when ordering Mask ROM. (1) M34570M4-XXXFP Mask ROM Order Confirmation Form, M34570M8-XXXFP Mask ROM Order Confirmation Form, or M34570MD-XXXFP Mask ROM Order Confirmation Form .............................................................................................. 1 (2) Data to be written into mask ROM .......................... EPROM (three sets containing the identical data) (3) Mark Specification Form ...
Page 36
... TV1A ) 0 LA TI1A NOP SNZ0 NOP . . . Fig. 34 External 0 interrupt program example MITSUBISHI MICROCOMPUTERS 4570 Group output function and P2 input function 9 1 and INT pin function is selected. OUT does not specify after the last page of H /INT pin is changed 1 /INT pin with the bit 2 of ...
Page 37
... T3F Timer 3 interrupt request flag Note : The 4570 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes “1” if the TABP p, RT, or RTS instruction is skipped. ...
Page 38
... AND (A) (A)AND(M(DP)) (A) (A)OR(M(DP (CY (CY) 0 (CY SZC CMA (A) (A) RAR MITSUBISHI MICROCOMPUTERS 4570 Group Grouping Mnemonic Function SB j (Mj(DP (Mj(DP SZB j (Mj(DP SEAM (A) = (M(DP)) ? SEA – –DR ...
Page 39
... TR2AB (R2 – (R2 – MITSUBISHI MICROCOMPUTERS 4570 Group Grouping Mnemonic Function TAB3 (B) (T3 – (A) (T3 – T3AB (R3L –R3L ) ( (T3 – (R3L –R3L ) ( (T3 – ...
Page 40
... TABSI (B) (SI – (A) (SI – TSIAB (SI – (SI – SBK When executing the TABP p instruction RBK When executing the TABP p instruction MITSUBISHI MICROCOMPUTERS 4570 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER (A) 39 ...
Page 41
... For M34570M4/M8/E8, the SBK and RBK instructions cannot be used. For M34570MD/ED, the pages which is referred with the TABP instruction (*, **) can be switched with the SBK and RBK instructions. After executing the SBK instruction, the pages which can be referred with the TABP instruction are 64 to 127. (ex. TABP 0 After executing the RBK instruction, the pages which can be referred with the TABP instruction are ...
Page 42
... The 9 4 MITSUBISHI MICROCOMPUTERS 4570 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER 110000 111111 30—3F TMA TAM XAM XAMI XAMD LXY ...
Page 43
... Loads the value z in the immediate field to register Z. ( – Adds 1 to the contents of register result of addition, when the contents of register the next instruction is skipped. – Subtracts 1 from the contents of register result of subtraction, when the contents of register Y is 15, the next instruction is skipped. 4570 Group 43 ...
Page 44
... Note for M34570M4 and for M34570E8 and M34570M8 127 for M34570ED and M34570MD, and p is specified with the SBK and RBK instructions MITSUBISHI MICROCOMPUTERS 4570 Group Function Skip condition 1 ...
Page 45
... Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is “0.” – Skips the next instruction when the contents of register A is equal to the contents of M(DP). – Skips the next instruction when the contents of register A is equal to the value n in the immediate field. 4570 Group 47 ...
Page 46
... Note for M34570M4 and for M34570E8 and M34570M8 127 for M34570ED and M34570MD, and p is specified with the SBK and RBK instructions MITSUBISHI MICROCOMPUTERS 4570 Group Function Skip condition ...
Page 47
... Transfers the contents of timer count value store register W5 to the low-order 2 bits of register A. The contents of the high-order 2 bits of register A is set to “0.” – – Transfers the contents of the low-order 2 bits of register A to timer count value store register W5. 4570 Group 51 ...
Page 48
... Transfers the contents of registers A and B to timer 2 reload register. – – Transfers the contents of timer 3 to registers A and B. – – Transfers the contents of registers A and B to timer 3 and timer 3 reload register R3L. – – Transfers the contents of registers A and B to timer 3 reload register R3H. 4570 Group 53 ...
Page 49
... Transfers the contents of register A to key-on wakeup control register K0. – – Transfers the contents of key-on wakeup control register K0 to register A. – – Transfers the contents of register A to pull-up control register PU0. – – Transfers the contents of pull-up control register PU0 to register A. 4570 Group 55 ...
Page 50
... This setting is valid only for the TABP p instruction. – – Data area which is referred when executing the TABP p instruction is set to pages 0 to 63. This setting is valid only for the TABP p instruction. If the SBK instruction is not executed, p when executing the TABP p instruction is “0.” 6 4570 Group 57 ...
Page 51
... This bit has no function, but read/write is enabled This bit has no function, but read/write is enabled. 1 /INT pin, the external interrupt request flag EXF0 may be set to “1” when the contents 1 MITSUBISHI MICROCOMPUTERS 4570 Group RAM back-up : 0000 R RAM back-up : 0000 R RAM back-up : state retained ...
Page 52
... This bit has no function, but read/write is enabled Count source Timer 2 underflow signal 0 1 Prescaler output (ORCLK f(X )/ Not available at reset : 00 at RAM back-up : state retained 2 4570 Group R/W 2 R/W R/W R page ...
Page 53
... RAM back-up : state retained 2 f f(X )/ This bit has no function, but read/write is enabled This bit has no function, but read/write is enabled This bit has no function, but read/write is enabled reset : 00 at RAM back-up : state retained 16 4570 Group W 2 R/W R/W R/W R/W ...
Page 54
... MHz IN Ceramic resonator RAM back- 5.5V DD MITSUBISHI MICROCOMPUTERS 4570 Group Ratings Unit –0.3 to 7.0 V –0 +0 –0 +0 –0 +0 300 mW – –40 to 125 C Limits Unit Min ...
Page 55
... Mask ROM version 2 One Time PROM version 2 MITSUBISHI MICROCOMPUTERS 4570 Group Limits Unit Min. Typ. Max 0.85V 0. 0. 0.3V ...
Page 56
... MITSUBISHI MICROCOMPUTERS 4570 Group Limits Min. Max. Typ 5 3 5 3 5 3 –1 1 1.3 2.6 f MHz 1 ...
Page 57
... Port P0, P1, P3 output P0 – – – – Port P0, P1, P2, P1 – P3, P4 input – – Interrupt input INT 64 SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER )/4) IN MITSUBISHI MICROCOMPUTERS 4570 Group Mi ...
Page 58
... BUILT-IN PROM VERSION In addition to the mask ROM version, the 4570 Group has the programmable ROM version software compatible with mask ROM. The One Time PROM version has PROM which can only be written to and not be erased. The built-in PROM version has functions similar to those of the mask ROM version, but it has a PROM mode that enables writing to built-in PROM ...
Page 59
... High-order 5 bits 5FFF 16 7FFF 16 The shaded area can be used only for M34570ED. Set “FF ” to the shaded area. 16 Fig. 36 PROM memory map Writing with PROM programmer Screening (Leave at 150 °C for 40 hours) (Note) Verify test with PROM programmer Function test in target device ...
Page 60
... GZZ-SH55-08B <91A0> 4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570M4-XXXFP MITSUBISHI ELECTRIC Please fill in all items marked Company name Customer Date Date: issued 1. Confirmation Three sets of EPROMs are required for each pattern if this order is performed by EPROMs. One floppy disk is required for each pattern if this order is performed by floppy disk. ...
Page 61
... File code Mask file name 2. Mark Specification Mark specification must be submitted using the correct form for the type of package being ordered. Fill out the approximate Mark Specification Form (36P2R-A for M34570M4-XXXFP) and attach to the Mask ROM Order Confirmation Form. 3. Comments 68 MITSUBISHI MICROCOMPUTERS ...
Page 62
... GZZ-SH55-09B <91A0> 4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570M8-XXXFP MITSUBISHI ELECTRIC Please fill in all items marked Company name Customer Date Date: issued 1. Confirmation Three sets of EPROMs are required for each pattern if this order is performed by EPROMs. One floppy disk is required for each pattern if this order is performed by floppy disk. ...
Page 63
... File code Mask file name 2. Mark Specification Mark specification must be submitted using the correct form for the type of package being ordered. Fill out the approximate Mark Specification Form (36P2R-A for M34570M8-XXXFP) and attach to the Mask ROM Order Confirmation Form. 3. Comments 70 MITSUBISHI MICROCOMPUTERS ...
Page 64
... GZZ-SH55-10B <91A0> 4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570MD-XXXFP MITSUBISHI ELECTRIC Please fill in all items marked Company name Customer Date Date: issued 1. Confirmation Three sets of EPROMs are required for each pattern if this order is performed by EPROMs. One floppy disk is required for each pattern if this order is performed by floppy disk. ...
Page 65
... File code Mask file name 2. Mark Specification Mark specification must be submitted using the correct form for the type of package being ordered. Fill out the approximate Mark Specification Form (36P2R-A for M34570MD-XXXFP) and attach to the Mask ROM Order Confirmation Form. 3. Comments 72 MITSUBISHI MICROCOMPUTERS ...
Page 66
... Special Mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original 18 (ideally logo drawing) must be submitted The standard Mitsubishi font is used for all characters except for a logo. 4570 Group , . (periods), (commas) are usable. Special logo required 73 ...
Page 67
... SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER Weight(g) Lead Material 0.53 Alloy Detail F MITSUBISHI MICROCOMPUTERS 4570 Group Plastic 36pin 450mil SSOP Recommended Mount Pad Dimension in Millimeters Symbol Min Nom Max A – – .05 – – – ...
Page 68
... Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein. © 1999 MITSUBISHI ELECTRIC CORP. New publication, effective April. 1999. Specifications subject to change without notice. MITSUBISHI MICROCOMPUTERS 4570 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER ...
Page 69
... First Edition 2.0 Main revision points are described below. •M34570MD-XXXFP and M34570EDFP (ROM expansion products [size: 16K 5 10 bits] ) added. • SBK and RBK instructions added and TABP p instruction function is expanded. (TABP p instruction: When this instruction is executed after executing the SBK instruction, pages 64 to 127 are specified ...