MC100EPT22D ON Semiconductor, MC100EPT22D Datasheet
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
MC100EPT22D
Available stocks
Related parts for MC100EPT22D
MC100EPT22D Summary of contents
Page 1
MC100EPT22 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator Description The MC100EPT22 is a dual LVTTL/LVCMOS to differential LVPECL translator. Because LVPECL (Positive ECL) levels are used only +3.3 V and ground are required. The small outline 8−lead package and the single ...
Page 2
LVPECL LVTTL Figure 1. 8−Lead Pinout (Top View) and Logic Diagram Table 2. ATTRIBUTES Internal Input Pulldown Resistor Internal Input Pullup Resistor ESD Protection Moisture Sensitivity, Indefinite Time Out of Drypack (Note ...
Page 3
Table 3. MAXIMUM RATINGS Symbol Parameter V Power Supply CC V Input Voltage I I Output Current out T Operating Temperature Range A T Storage Temperature Range stg Thermal Resistance (Junction−to−Ambient Thermal Resistance (Junction−to−Case Thermal ...
Page 4
Table 6. AC CHARACTERISTICS V Symbol Characteristic f Maximum Frequency (Figure 2) max t , Propagation Delay to PLH t Output Differential PHL t Within−Device Skew (Note 6) skew Device−to−Device Skew (Note 7) t Random Clock Jitter (Figure 2) JITTER ...
Page 5
... Application Note AND8020/D − Termination of ECL Logic Devices.) ORDERING INFORMATION Device MC100EPT22D MC100EPT22DG MC100EPT22DR2 MC100EPT22DR2G MC100EPT22DT MC100EPT22DTG MC100EPT22DTR2 MC100EPT22DTR2G MC100EPT22MNR4 MC100EPT22MNR4G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Resource Reference of Application Notes ...
Page 6
... C SEATING PLANE −Z− 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−8 NB CASE 751−07 ISSUE 0.10 (0.004) ...
Page 7
K 8x REF 0.10 (0.004) 0.15 (0.006 L −U− PIN 1 IDENT 0.15 (0.006 −V− C 0.10 (0.004) D −T− G SEATING PLANE PACKAGE DIMENSIONS TSSOP−8 ...
Page 8
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...