CDP68HC68W1 Intersil Corporation, CDP68HC68W1 Datasheet
CDP68HC68W1
Available stocks
Related parts for CDP68HC68W1
CDP68HC68W1 Summary of contents
Page 1
... A comparator circuit allows threshold control by setting the output low if the input at the V pin rises above 0.75V. The CDP68HC68W1 is supplied lead PDIP package (E suffix). Ordering Information ...
Page 2
... NOTE measured with the component mounted on an evaluation PC board in free air Electrical Specifications PARAMETER CDP68HC68W1 10 0V Operating Voltage Range Input Voltage Range (Except V ...
Page 3
... SPI Interface Timing PARAMETER CDP68HC68W1 10 0V Serial Clock Frequency Cycle Time Enable Lead Time Enable Lag Time Serial Clock (SCK) High Time Serial Clock (SCK) Low Time Data Setup Time Data Hold Time Fall Time (70 20 200pF) ...
Page 4
... PWM-OUT = 0 (CS) FREQUENCY WORD LSB SCK DATA BIT 2 BIT 1 BIT CLK PWM-OUT CLK PWM OUT FIGURE 3. CDP68HC68W1 INTERFACE TIMING SPECIFICATIONS (CONTINUED) CDP68HC68W1 LSB MSB DON’T DON’T PWR CLOCK BIT 7 CARE CARE COUNT DIVIDE = 0 ...
Page 5
... Therefore, when using a 68HC05 microcontroller’s SPI port to provide data, program the microcontroller’s SPI control register bits CPOL, CPHA The CDP68HC68W1 latches data words after device deselection. Therefore, CS must go high (inactive) following each write to the W1. Power-Up Initialization ...
Page 6
... Assuming the frequency register contains a value of 5, the resultant PWM output would be high for 4 CLK periods, low for 2. Using the CDP68HC68W1 Programming the CDP68HC68W1 1. Select chip 2. Write to control register 3. Write to frequency register 4. Write to pulse width register 5 ...
Page 7
... CLKs high time. CDP68HC68W1 Application Example The following example was written for a system which has the CDP68HC68W1 connected to the SPI bus of a CDP68HC05C8B microcontroller. The program sets the W1 to run a divide by 200 frequency with a duty cycle of 30% by writing to the Control Register, the Frequency Data Register, ...
Page 8
... Init_W1 00120 [5] 0139 1000 bset 00121 [5] 013B 1004 bset CDP68HC68W1 SPI_xmit #99 ;set frequency to divide by 2000 SPI_xmit #29 ;set pulse width to 30% duty cycle SPI_xmit W1,PortA ;deselect the W1 which loads registers ; with values transmitted Here the CDP68HC05C8B would generally attend to other processing issues W1,PortA ...
Page 9
... For information regarding Intersil Corporation and its products, see web site http://www.intersil.com Sales Office Headquarters NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240 CDP68HC68W1 E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE SYMBOL ...