MACH111-10VC Advanced Micro Devices, MACH111-10VC Datasheet
MACH111-10VC
Available stocks
Related parts for MACH111-10VC
MACH111-10VC Summary of contents
Page 1
... Safe for mixed supply voltage system designs Pin-compatible with the MACH211 GENERAL DESCRIPTION The MACH111 is a member of Vantis’ high-performance EE CMOS MACH 1 & 2 families. This device has approximately three times the logic macrocell capability of the popular PALCE22V10 without loss of speed. The MACH111 consists of two PAL The two PAL blocks are essentially “ ...
Page 2
... Teradyne testers to program MACH devices or test them for connectivity. All MACH devices are supported by industry standard programmers available from a number of vendors. These programmer vendors include Advin Systems, BP Microsystems, Data I/O Corporation, Hi-Lo Systems, SMS GmbH, Stag House, and System General. 2 MACH111-5/7/10/12/15 ® ...
Page 3
... I -I /CLK I/O Cells Macrocells AND Logic Array and Logic Allocator 26 Switch Matrix AND Logic Array and Logic Allocator 4 Macrocells I/O Cells 16 16 I/O – I/O CLK 16 31 CLK Block B MACH111-5/7/10/12/ 20420B-1 3 ...
Page 4
... CLK/I = Clock or Input GND = Ground I = Input I/O = Input/Output V = Supply Voltage CC 4 44-Pin PLCC MACH111-5/7/10/12/15 39 I/O27 38 I/O26 I/O25 37 I/O24 36 CLK3/ GND CLK2/ I/O23 31 I/O22 30 I/O21 29 20420B-2 ...
Page 5
... Note: Pin-compatible with the MACH211SP. PIN DESIGNATIONS CLK/I = Clock or Input GND = Ground I = Input I/O = Input/Output V = Supply Voltage CC 44-Pin TQFP MACH111-5/7/10/12/15 I/O27 I/O26 I/O25 I/O24 CLK3/I5 GND CLK2/I4 I3 I/O23 I/O22 I/O21 20420B-3 5 ...
Page 6
... The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local Vantis sales office to confirm availability of specific valid combinations and to check on newly released combinations. MACH111-5/7/10/12/15 (Com’l) OPERATING CONDITIONS C = Commercial ( +70 C) PACKAGE TYPE ...
Page 7
... The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local Vantis sales office to confirm availability of specific valid combinations and to check on newly released combinations. JI MACH111-7/10/12/14/18 (Ind) OPERATING CONDITIONS I = Industrial (– +85 C) PACKAGE TYPE J = 44-Pin Plastic Leaded Chip ...
Page 8
... The Logic Allocator The logic allocator in the MACH111 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven product terms. The design software automatically configures the logic allocator when fitting the design into the device. ...
Page 9
... Bus-Friendly Inputs and I/Os The MACH111 inputs and I/Os include two inverters in series which loop back to the input. This double inversion reinforces the state of the input and pulls the voltage away from the input threshold voltage. Unlike a pull-up, this confi ...
Page 10
... Switch Matrix Figure 1. MACH111 PAL Block MACH111-5/7/10/12/15 Output Enable Output Enable Asynchronous Reset Asynchronous Preset I/O Cell Output M Macro 0 Cell I/O Cell Output M Macro 1 Cell I/O Cell Output M Macro 2 Cell I/O Cell ...
Page 11
... 0 Max (Note 3) OUT MHz (Note MHz (Note and I (or I and I ). OZL IH OZH MACH111-5/7/10/12/15 (Com’ Min Typ Max 2.0 0.8 10 –10 10 –10 –30 –160 40 45 ...
Page 12
... S CO T-type 133 87 D-type 182 133 T-type 167 125 + t ) 200 166 7.5 4.5 5 4.5 5 7.5 4.5 5 4.5 5 7.5 7 MACH111-5/7/10/12/15 (Com’l) Typ -10 -12 -15 Min Max Min Max ...
Page 13
... 0 Max (Note 3) OUT MHz (Note MHz (Note and I (or I and I ). OZL IH OZH MACH111-7/10/12/14/18 (Ind Min Typ Max or V 2.4 IL 0.5 IL 2.0 0.8 10 –10 10 –10 –30 –160 40 45 Unit ...
Page 14
... CO T-type 87 74 D-type 133 100 T-type 125 166.7 100 7.5 5 7.5 9 7.5 5 7.5 9 MACH111-7/10/12/14/18 (Ind) Typ Unit -12 -14 -18 Unit ...
Page 15
... -1.0 -0.8 -0.6 -0.4 I (mA -0 -20 -40 -60 -80 Output, LOW I (mA -25 -50 -75 -100 -125 -150 Output, HIGH I (mA -20 -40 -60 -80 -100 Input MACH111-5/7/10/12/ 1.0 20420B (V) OH 20420B 20420B-7 15 ...
Page 16
... The selected “typical” pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset. Maximum frequency shown uses internal feedback and a D-type register 100 110 120 130 140 150 Frequency (MHz) MACH111-5/7/10/12/15 High Speed Low Power 20420B-6 ...
Page 17
... Output Combinatorial Output Clock 20420B-8 MACH111-5/7/10/12/15 Typ TQFP PLCC Unit ...
Page 18
... Input rise and fall times 2 ns–4 ns typical ARW Output Clock Asynchronous Reset t APW Clock Asynchronous Preset – Output Disable/Enable MACH111-5/7/10/12/ ARR V T 20420B- APR V T 20420B- 20420B-12 ...
Page 19
... State Permitted Unknown Does Not Center Apply Line is High- Impedance “Off” State Output Test Point Commercial 300 5 pF MACH111-5/7/10/12/15 KS000010-PAL 20420B-13 R Measured Output Value 2 1.5 V 390 – ...
Page 20
... CLK REGISTER LOGIC Feedback; 1/( 1/(t MAX MACH111-5/7/10/12/ the maximum frequency with is designated MAX is designated “f internal”. A MAX ). However, a lower limit for the period internal is measured directly. CLK REGISTER LOGIC f Internal (f ) MAX CNT + 20420B-14 ...
Page 21
... Min Pattern Data Retention Time DR N Max Reprogramming Cycles INPUT/OUTPUT EQUIVALENT SCHEMATICS Protection Units 10 Years 20 Years 100 Cycles V CC 100 ESD Input 100 k Preload Feedback Circuitry Input I/O MACH111-5/7/10/12/15 Test Conditions Max Storage Temperature Max Operating Temperature Normal Programming Conditions 1 k 20420B-15 21 ...
Page 22
... Parameter Symbol Parameter Descriptions t Power-Up Reset Time PR t Input or Feedback Setup Time S t Clock Width LOW WL Power Registered Output Clock Power-Up Reset Waveform MACH111-5/7/10/12/15 can rise to its steady CC Max Unit 10 s See Switching Characteristics V CC 20420B-16 ...
Page 23
... Vantis-Synario Software ACTIVE-CAD PIC Designer Concept/Composer Synergy Leapfrog/Verilog-XL Leonardo™ Galileo™ SmartModel Design Architect, PLDSynthesis™ II Autologic II Synthesizer, QuickSim Simulator, QuickHDL Simulator MicroSim Design Lab PLogic, PLSyn PLDesigner-XL™ Software V-System/VHDL OrCAD Express ABEL™ Synario™ Software MACH111-5/7/10/12/15 ® Library 23 ...
Page 24
... Vantis of these products. 24 SOFTWARE DEVELOPMENT SYSTEMS FPGA or Design Compiler (Requires MINC PLDesigner-XL™) VSS Simulator Synplify MultiSIM Interactive Simulator LASAR VeriBest PLD Viewdraw, ViewPLD, Viewsynthesis Speedwave Simulator, ViewSim Simulator, VCS Simulator TEST GENERATION SYSTEM ATGEN™ Test Generation Software PLDCheck 90 MACH111-5/7/10/12/15 ...
Page 25
... Stag House Silver Court Watchmead, Welwyn Garden City Herfordshire UK AL7 1LT 44-1-707-332148 Fax 44-1-707-371503 PROGRAMMER CONFIGURATION Pilot-U40 BP1200 BP1400 UniSite™ Model 2900 ALL-07 Sprint Expert Sprint Optima Stag Quazar MACH111-5/7/10/12/15 Pilot-U84 MVP BP2100 BP2200 Model 3900 AutoSite FLEX-700 Multisite 25 ...
Page 26
... Cerritos, California 70703 (310) 926-6727 Vantis Corporation P.O. Box 3755 920 DeGuigne Drive Sunnyvale, CA 94088 (408) 732-0555 or 1(888) 826-8472 (VANTIS2) http://www.vantis.com 26 PROGRAMMER CONFIGURATION Turpro-1 Turpro-1/FX PROGRAMMER CONFIGURATION MACH/PAL Programming Adapters Adapt-A-Socket Programming Adapters PROGRAMMER CONFIGURATION JTAGPROG™ MACHPRO MACH111-5/7/10/12/15 Turpro-1/TX ® ® ...
Page 27
... Plastic Leaded Chip Carrier (measured in inches) .685 .695 .650 .656 Pin 1 I.D. .685 .695 .650 .656 .026 .050 REF .032 TOP VIEW .062 .083 .042 .056 .009 .015 .090 .120 .165 .180 SIDE VIEW MACH111-5/7/10/12/15 .500 .590 REF .630 .013 .021 SEATING PLANE 16-038-SQ PL 044 DA78 6-28- ...
Page 28
... Vantis, the Vantis logo and combinations thereof, SpeedLocking and Bus-Friendly are trademarks, and MACH, MACHXL, MACHPRO and PAL are registered trademarks of Vantis Corporation. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. 28 9.80 10.20 11.80 12.20 11 – 13 1.20 MAX 11 – 13 0.80 BSC 0.30 0.45 MACH111-5/7/10/12/15 11.80 12.20 9.80 10.20 16-038-PQT-2 PQT 44 7-11-95 ae ...