MAX3693 Maxim Integrated Products, MAX3693 Datasheet
MAX3693
Available stocks
Related parts for MAX3693
MAX3693 Summary of contents
Page 1
... Rev 2; 5/04 +3.3V, 622Mbps, SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs General Description The MAX3693 serializer is ideal for converting 4-bit- wide, 155Mbps parallel data to 622Mbps serial data in ATM and SDH/SONET applications. Operating from a single +3.3V supply, this device accepts low-voltage differential-signal (LVDS) clock and data inputs for interfacing with high-speed digital circuitry, and deliv- ers a 3 ...
Page 2
SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs ABSOLUTE MAXIMUM RATINGS Terminal Voltage (with respect to GND) V .......................................................................-0.5V to +5V CC All Inputs, FIL+, FIL-, PCLKO+, PCLKO- ..............................-0. Output Current LVDS Outputs (PCLKO±)................................................10mA PECL ...
Page 3
SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs AC ELECTRICAL CHARACTERISTICS (V = +3V to +3.6V, differential LVDS load = 100Ω ±1%, PECL loads = 50Ω ± wise noted. Typical values are at V ...
Page 4
SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs (V = +3.3V, differential LVDS loads = 100Ω ±1%, PECL loads = 50Ω ± SERIAL-DATA OUTPUT EYE DIAGRAM 1.1V 57mV/ div 0.536V 200ps/div PIN NAME 1, ...
Page 5
... SDH/SONET 4:1 Serializer with Clock Synthesis and LVDS Inputs _______________Detailed Description The MAX3693 serializer comprises a 4-bit parallel input register, a 4-bit shift register, control and timing logic, a PECL output buffer, LVDS input/output buffers, and a frequency-synthesizing PLL (consisting of a phase/ frequency detector, loop filter/amplifier, voltage- controlled oscillator, and prescaler) ...
Page 6
... D3; PD2 = D2; PD1 = D1; PD0 = D0. Figure 2. Timing Diagram Low-Voltage Differential-Signal (LVDS) Inputs and Outputs The MAX3693 features LVDS inputs and outputs for interfacing with high-speed digital circuitry. The LVDS standard is based on the IEEE 1596.3 LVDS specifi- cation. This technology uses 250mV to 400mV differ- ...
Page 7
... Layout Techniques For best performance, use good high-frequency layout techniques. Filter voltage supplies and keep ground connections short. Use multiple vias where possible. Also, use controlled-impedance transmission lines to interface with the MAX3693 clock and data inputs and outputs. +3.3V 130Ω MAX3693 ...
Page 8
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 8 _____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2004 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products ...