74ACT573 STMicroelectronics, 74ACT573 Datasheet

no-image

74ACT573

Manufacturer Part Number
74ACT573
Description
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74ACT573
Manufacturer:
ST
0
Part Number:
74ACT573
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74ACT573B
Manufacturer:
OKI
Quantity:
30
Part Number:
74ACT573B
Manufacturer:
ST
Quantity:
20 000
Part Number:
74ACT573M
Manufacturer:
ST
0
Part Number:
74ACT573PC
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74ACT573SCX
Manufacturer:
FAIRCHILD
Quantity:
1 105
DESCRIPTION
The 74ACT573 is an advanced high-speed CMOS
OCTAL D-TYPE LATCH with 3 STATE OUTPUT
NON INVERTING fabricated with sub-micron
silicon gate and double-layer metal wiring C
technology.
These 8 bit D-Type latch are controlled by a latch
enable input (LE) and an output enable input (OE).
While the LE inputs is held at a high level, the Q
outputs will follow the data input .
PIN CONNECTION AND IEC LOGIC SYMBOLS
April 2001
HIGH SPEED: t
LOW POWER DISSIPATION:
I
COMPATIBLE WITH TTL OUTPUTS
V
50 TRANSMISSION LINE DRIVING
CAPABILITY
SYMMETRICAL OUTPUT IMPEDANCE:
|I
BALANCED PROPAGATION DELAYS:
t
OPERATING VOLTAGE RANGE:
V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 573
IMPROVED LATCH-UP IMMUNITY
CC
PLH
OH
IH
CC
= 4 A(MAX.) at T
= 2V (MIN.), V
| = I
(OPR) = 4.5V to 5.5V
t
PHL
OL
= 24mA (MIN)
PD
IL
= 5ns (TYP.) at V
= 0.8V (MAX.)
A
=25°C
WITH 3 STATE OUTPUTS (NON INVERTED)
CC
= 5V
2
MOS
ORDER CODES
When the LE is taken low, the Q outputs will be
latched precisely or inversely at the logic level of D
input data. While the (OE) input is low, the 8
outputs will be in a normal logic state (high or low
logic level) and while high level the outputs will be
in a high impedance state.
This device is designed to interface directly High
Speed CMOS systems with TTL and NMOS
components.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PACKAGE
TSSOP
SOP
DIP
DIP
OCTAL D-TYPE LATCH
74ACT573M
74ACT573B
TUBE
SOP
74ACT573
74ACT573MTR
74ACT573TTR
TSSOP
T & R
1/11

Related parts for 74ACT573

74ACT573 Summary of contents

Page 1

... CC PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 573 IMPROVED LATCH-UP IMMUNITY DESCRIPTION The 74ACT573 is an advanced high-speed CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C technology. These 8 bit D-Type latch are controlled by a latch enable input (LE) and an output enable input (OE) ...

Page 2

... INPUT AND OUTPUT EQUIVALENT CIRCUIT TRUTH TABLE Don’t care Z : High Impedance NOTE: Outputs are latched at the time when the input is taken LOW logic level LOGIC DIAGRAM This logic diagram has not be used to estimate propagation delays 2/11 PIN DESCRIPTION ...

Page 3

... RECOMMENDED OPERATING CONDITIONS Symbol V Supply Voltage CC V Input Voltage I V Output Voltage O T Operating Temperature op Input Rise and Fall Time V dt/ from 0.8V to 2.0V IN Parameter Parameter = 4.5 to 5.5V (note 1) CC 74ACT573 Value Unit - 400 mA -65 to +150 °C 300 ° ...

Page 4

... DC SPECIFICATIONS Symbol Parameter V V High Level Input IH Voltage V Low Level Input IL Voltage V High Level Output OH Voltage V Low Level Output OL Voltage I Input Leakage Cur- I rent I High Impedance OZ Output Leakege Current I Max I /Input CCT CC I Quiescent Supply CC Current I Dynamic Output OLD Current (note 1, 2) ...

Page 5

... T OUT Test Condition (V) Min. 5.0 5 10MHz 5.0 IN TEST Value = 25°C -40 to 85°C -55 to 125°C Typ. Max. Min. Max. Min CC(opr SWITCH Open 2V CC Open 74ACT573 Unit Max (per circuit) CC 5/11 ...

Page 6

... WAVEFORM PROPAGATION DELAYS, LE MINIMUN PULSE WIDTH SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle) WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES (f=1MHz; 50% duty cycle) 6/11 ...

Page 7

... WAVEFORM 3: PROPAGATION DELAYS TIME (f=1MHz; 50% duty cycle) 74ACT573 7/11 ...

Page 8

... Plastic DIP-20 (0.25) MECHANICAL DATA DIM. MIN. a1 0.254 B 1. 8/11 mm TYP. MAX. MIN. 0.010 1.65 0.055 0.45 0.25 25.4 8.5 2.54 22.86 7.1 3.93 3.3 1.34 inch TYP. MAX. 0.065 0.018 0.010 1.000 0.335 0.100 0.900 0.280 0.155 0.130 0.053 P001J ...

Page 9

... SO-20 MECHANICAL DATA mm DIM. MIN. TYP 0. 0.35 b1 0. 12.60 E 10.00 e 1.27 e3 11.43 F 7. inch MAX. MIN. TYP. 2.65 0.20 0.004 2.45 0.49 0.013 0.32 0.009 0.020 45 (typ.) 13.00 0.496 10.65 0.393 0.050 0.450 7.60 0.291 1.27 0.19 0.75 8 (max.) 74ACT573 MAX. 0.104 0.007 0.096 0.019 0.012 0.512 0.419 0.299 0.050 0.029 P013L 9/11 ...

Page 10

... DIM. MIN 0.05 A2 0.85 b 0.19 c 0.09 D 6.4 E 6. PIN 1 IDENTIFICATION 1 10/11 TSSOP20 MECHANICAL DATA mm TYP. MAX. 1.1 0.10 0.15 0.9 0.95 0.30 0.2 6.5 6.6 6.4 6.5 4.4 4.48 0.65 BSC 0.60 0. inch MIN. TYP. MAX. 0.433 0.002 0.004 0.006 0.335 0.354 0.374 0.0075 0.0118 0.0035 0.0079 0.252 0.256 0.260 0.246 ...

Page 11

... The ST logo is a registered trademark of STMicroelectronics © 2001 STMicroelectronics - Printed in Italy - All Rights Reserved Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom STMicroelectronics GROUP OF COMPANIES © http://www.st.com 74ACT573 11/11 ...

Related keywords