NCP5201 ON Semiconductor, NCP5201 Datasheet
NCP5201
Specifications of NCP5201
Available stocks
Related parts for NCP5201
NCP5201 Summary of contents
Page 1
... NCP5201 Dual Output DDR Power Controller The NCP5201 Dual DDR Power Controller is specifically designed as a total power solution for a high current DDR memory system. This IC combines the efficiency of a PWM controller for the VDDQ supply with the simplicity of a linear regulator for the VTT memory termination voltage ...
Page 2
... Human Body Model (HBM) ≤ 2.0 kV per JEDEC Standard JESD22−A114 except Pin 15 which is ≤ 1.5 kV. Machine Model (MM) ≤ 200 V per JEDEC Standard JESD22−A115 except Pin 14 which is ≤ 100 V. 2. Latchup Current Maximum Rating: ≤ 150 mA per JEDEC Standard JESD78. NCP5201 L1 1 ...
Page 3
... Unity Gain Bandwidth Slew Rate VTT ACTIVE TERMINATOR VTT Tracking VDDQ Mode Source Current Limit Sink Current Limit 3. Guaranteed by design, not tested in production. NCP5201 = 0 to 70° 1.7 mH, COUT = 3770 mF, COUT2 = 220 mF, A Symbol Test Conditions IST_S0 S3_EN = LOW, VCC = 12 V IST_S3 ...
Page 4
... TH_PAD Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ NCP5201 = 0 to 70° 1.7 mH, COUT = 3770 mF, COUT2 = 220 mF, (VSTBY = 5.0 V, VCC = Symbol Test Conditions − ...
Page 5
... VST− VSTBY UVLO + VSTGD − VREF PWRGD S0 OSC PGND S3 SS SC2PWR + R − SC2GND + R − GND AGND NCP5201 VREF VREFGD TSD S0 Control S3 12 VGD Logic INREGDDQ INREGVTT ILIM VDDQ PWM Logic S0 S3 PWM− COMP + − AMP S3 S0 INREGDDQ INREGVTT ...
Page 6
... DETAILED OPERATION DESCRIPTIONS General The NCP5201 Dual DDR Power Controller combines the efficiency of a PWM controller for the VDDQ supply with the simplicity of a linear regulator for the VTT memory termination voltage. VTT is designed to automatically track at half VDDQ. The inclusion of an internal PWM switching FET for VDDQ standby operation, both VDDQ and VTT power good voltage monitors, soft− ...
Page 7
... S0 when VDDQ is in regulation standby mode in state S3. When in normal mode and VTT is in regulation, signal INREGVTT NCP5201 operate in discontinuous conduction mode (DCM) in the S3 state. And, switching in doubled frequency (500 kHz reduce the peak conduction current. In this operating mode, the body diode of the external synchronous MOSFET acts as a flywheel diode and the MOSFET is never turned on ...
Page 8
... S5 VSTGD goes HIGH INREGVTT goes HIGH INREGDDQ goes HIGH, VTT is activated 12 VGD goes HIGH, VDDQ is activated Figure 3. Power−Up and Power−Down Timing Diagram NCP5201 VTT in H− S3_EN goes HIGH, INREGVTT VTT goes into standby goes HIGH mode, then INREGVTT ...
Page 9
... COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS DIM MIN MAX A 0.80 1.00 A1 0.00 0.05 A3 0.20 REF b 0.18 0.30 D 6.00 BSC D2 3.98 4.28 E 5.00 BSC E2 2.98 3.28 e 0.50 BSC K 0.20 −−− L 0.45 0.65 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NCP5201/D ...