CA3252M Intersil Corporation, CA3252M Datasheet
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
CA3252M
Available stocks
Related parts for CA3252M
CA3252M Summary of contents
Page 1
... CLAMP ENABLE 13 GND 12 GND CLAMP CD © Intersil Corporation 1999 1 CA3252 o C/W with o TEMP PACKAGE PKG. NO. -40 to 105 16 Ld PDIP E16.3 -40 to 105 20 Ld SOIC M20.3 CA3252M (SOIC) TOP VIEW 1 20 OUT INB OUT ENABLE GND 5 16 GND GND 6 15 GND OUT ...
Page 2
Functional Block Diagram ENABLE GND ENABLE TRUTH TABLE (Each Output) ENABLE IN OUT High Low ...
Page 3
ENABLE FIGURE 2. SCHEMATIC OF ONE INPUT SECTION +5V 12k 0.001 ENABLE GND FIGURE 3. TYPICAL LATCHED ON CIRCUIT SWITCHING CONFIGURATION. WHEN V TURNED ON (LOW). CA3252 V CC CONSTANT CURRENT SOURCE REFERENCE VOLTAGE IN 11k ...
Page 4
... Low Enable Voltage Low Enable Current High Enable Voltage High Enable Current CA3252 Thermal Information Thermal Resistance (Typical, Note 2) DC CA3252E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . CA3252M Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150 DC Maximum Storage Temperature Range . . . . . . . . . .-65 DC Maximum Lead Temperature Soldering (10s Max 300 (SOIC - Lead Tips Only ...
Page 5
Dual-In-Line Plastic Packages (PDIP INDEX N/2 AREA -B- -A- D BASE PLANE -C- SEATING PLANE 0.010 (0.25 NOTES: 1. Controlling Dimensions: INCH. In case ...
Page 6
... All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reli- able. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...