EL2070CN Intersil Corporation, EL2070CN Datasheet
EL2070CN
Available stocks
Related parts for EL2070CN
EL2070CN Summary of contents
Page 1
... Photodiode, CCD preamps • IF processors • High-speed communications Ordering Information PART NUMBER EL2070CN EL2070CS CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 321-724-7143 Intersil (and design registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2003. All Rights Reserved. Elantec is a registered trademark of Elantec Semiconductor, Inc. ...
Page 2
Absolute Maximum Ratings (T = 25°C) A Supply Voltage ( ...
Page 3
Open-Loop DC Electrical Specifications PARAMETER DESCRIPTION V L Output Voltage Swing OUT -ICMR Input Current Common Mode Rejection +IPSR +Input Current Power Supply Rejection -IPSR -Input Current Power Supply Rejection R Transimpedance OL I Pin 8 Current @ 0V LOGIC ...
Page 4
Closed-Loop AC Electrical Specifications PARAMETER DESCRIPTION TIME-DOMAIN RESPONSE Rise Time, Fall Time Rise Time, Fall Time Settling Time to 0. Settling Time to 0.05 Overshoot ...
Page 5
Typical Performance Curves Non-Inverting Frequency Response Open-Loop Transimpedance Gain and Phase Equivalent Input Noise 5 EL2070 Inverting Frequency Response for Frequency Response Various R 2nd and 3rd 2-Tone 3rd Order Harmonic Distortion Intermodulation Intercept Power-Supply Common-Mode Rejection Ratio Rejection Ratio ...
Page 6
Typical Performance Curves Settling Time Recommended R Load Capacitance 6 EL2070 (Continued) Long-Term Settling Time vs S Pulse Response A Pulse Response Settling Time vs Load Capacitance = +2 V ...
Page 7
Typical Performance Curves Differential Gain and Phase (3.58MHz) Forward and Reverse Gain during Disable Equivalent Circuit 7 EL2070 (Continued) Differential Gain and Phase (4.43MHz) Enable/Disable Response Differential Gain and Phase (30MHz) ...
Page 8
Burn-In Circuit ALL PACKAGES USE THE SAME SCHEMATIC. Applications Information Theory of Operation The EL2070 has a unity gain buffer from the non-inverting input to the inverting input. The error signal of the EL2070 is a current flowing into (or ...
Page 9
Capacitance at the output node will reduce stability, eventually resulting in peaking, and finally oscillation if the capacitance is large enough. The design of the EL2070 allows ...
Page 10
EL2070 Macromodel * Revision A. March 1992 * Enhancements include PSRR, CMRR, and Slew Rate Limiting * Connections: +input * | -input * | | +Vsupply * | | | -Vsupply * | | | | output * | | ...
Page 11
... Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...