PC97317 National Semiconductor, PC97317 Datasheet
PC97317
Available stocks
Related parts for PC97317
PC97317 Summary of contents
Page 1
... Advanced Configuration and Power Interface (AC- PI) Revision 1.0 requirements. Note: All references to the PC87317VUL in this document also refer to the PC97317VUL, unless otherwise specified. References which are applicable to the PC97317VUL only are italicized. The PC87317VUL incorporates: an advanced Real-Time Clock (RTC) device that provides both RTC timekeeping and ...
Page 2
Features 100% compatibility with PnP requirements specified in the “ Plug and Play ISA Specification ”, ISA, EISA, and MicroChannel architectures A special PnP module that includes: — Flexible IRQs, DMAs and base addresses that meet the PnP requirements specified ...
Page 3
A Fail-safe event occurs (power-save mode detected but the system is hung up) — Software turns power off — Any one of 10 programmable Power Management trigger events occur Two Serial Ports (UART1 and 2) that provide: — Fully ...
Page 4
Basic Configuration Clock LED X-Bus Parallel Port Connector Configuration Select Logic www.national.com Highlights General Purpose I/O Keyboard I/O (GPIO) Interface X1 MR AEN A15-0 D7-0 DTR1/BOUT1 RD WR IOCHRDY ZWS IRQ1 IRQ12-3 IRQ15-14 DRQ3-0 DACK3-0 PC87317VUL TC LED DTR2/BOUT2 XDRD ...
Page 5
... Programmable Chip Select Configuration Index Register ........................................... 38 2.4.6 Programmable Chip Select Configuration Data Register ............................................ 39 2.4.7 SuperI/O Configuration 3 Register (SIOC3) ................................................................ 39 2.4.8 PC97317 SRID Register .............................................................................................. 39 2.4.9 SuperI/O Configuration F Register (SIOCF), Index 2Fh .............................................. 40 2.5 KBC CONFIGURATION REGISTER (LOGICAL DEVICE 0) .................................................... 40 2.5.1 SuperI/O KBC Configuration Register ......................................................................... 40 2 ...
Page 6
CS1 Base Address LSB Register ................................................................................ 43 2.10.7 CS1 Configuration Register ......................................................................................... 43 2.10.8 Reserved ..................................................................................................................... 44 2.10.9 CS2 Base Address MSB Register ............................................................................... 44 2.10.10 CS2 Base Address LSB Register ................................................................................ 44 2.10.11 CS2 Configuration Register ......................................................................................... 44 ...
Page 7
The ONCTL Flip-Flop and Signal ................................................................................ 62 4.4.2 Entering Power States ................................................................................................. 65 4.4.3 System Power-Up and Power-Off Activation Event Description .................................. 67 4.5 APC REGISTERS ...................................................................................................................... 69 4.5.1 APC Control Register 1 (APCR1) ................................................................................ 70 4.5.2 APC Control ...
Page 8
APC Register Bitmaps ................................................................................................. 84 4.9 REGISTER BANK TABLES ....................................................................................................... 89 The Digital Floppy Disk Controller (FDC) (Logical Device 3) 5.0 5.1 FDC FUNCTIONS ..................................................................................................................... 92 5.1.1 Microprocessor Interface ............................................................................................. 92 5.1.2 System Operation Modes ............................................................................................ 92 5.2 DATA ...
Page 9
The MODE Command ............................................................................................... 119 5.7.8 The NSC Command .................................................................................................. 121 5.7.9 The PERPENDICULAR MODE Command ............................................................... 121 5.7.10 The READ DATA Command ..................................................................................... 122 5.7.11 The READ DELETED DATA Command .................................................................... 124 5.7.12 The READ ID Command ........................................................................................... ...
Page 10
Hardware Operation .................................................................................................. 145 6.5 ECP MODE REGISTERS ........................................................................................................ 145 6.5.1 Accessing the ECP Registers .................................................................................... 146 6.5.2 Second Level Offsets ................................................................................................ 146 6.5.3 ECP Data Register (DATAR) ..................................................................................... 147 6.5.4 ECP Address FIFO (AFIFO) Register ....................................................................... 147 6.5.5 ...
Page 11
SHARP-IR MODE – DETAILED DESCRIPTION ..................................................................... 163 7.6 SIR MODE – DETAILED DESCRIPTION ................................................................................ 163 7.7 CONSUMER-IR MODE – DETAILED DESCRIPTION ............................................................ 164 7.7.1 Consumer-IR Transmission ....................................................................................... 164 7.7.2 Consumer-IR Reception ............................................................................................ 164 7.8 FIFO TIME-OUTS .................................................................................................................... 165 7.8.1 ...
Page 12
Register .................................................................................................. 183 7.16.3 Infrared Control Register 2 (IRCR2) .......................................................................... 183 7.16.4 Reserved Registers ................................................................................................... 183 7.17 BANK 6 – INFRARED PHYSICAL LAYER CONFIGURATION REGISTERS ......................... 183 7.17.1 Infrared Control Register 3 (IRCR3) .......................................................................... 183 7.17.2 Reserved Register ...
Page 13
Extended Control Register 1 (EXCR1) ...................................................................... 208 8.7.3 Line Control Register (LCR) and Bank Select Register (BSR) .................................. 209 8.7.4 Extended Control and Status Register 2 (EXCR2) .................................................... 209 8.7.5 Reserved Register ..................................................................................................... 209 8.7.6 TX_FIFO Current Level Register ...
Page 14
ACPI Support Register .............................................................................................. 225 10.3 POWER MANAGEMENT REGISTER BITMAPS .................................................................... 226 X-Bus Data Buffer 11.0 The Internal Clock 12.0 12.1 THE CLOCK SOURCE ............................................................................................................ 230 12.2 THE INTERNAL ON-CHIP CLOCK MULTIPLIER ................................................................... 230 12.3 SPECIFICATIONS ................................................................................................................... 230 12.4 ...
Page 15
Group 25 .................................................................................................................... 242 14.2.26 Group 26 .................................................................................................................... 243 14.2.27 Group 27 .................................................................................................................... 243 14.2.28 Group 28 .................................................................................................................... 243 14.3 AC ELECTRICAL CHARACTERISTICS .................................................................................. 244 14.3.1 AC Test Conditions 14.3.2 Clock ...
Page 16
... GPIO16/PME1 GPIO17/WDO GPIO20/IRSL1/ID1 GPIO21/IRSL0/IRSL2/ID2 GPIO22/POR 160 GPIO23/RING 1 5 www.national.com Signal/Pin Connection and Description 110 105 100 95 PC87317VUL PlasticQuad Flatpack (PQFP), EIAJ Order Number PC87317VUL/PC97317VUL NS Package Number VUL160A GPIO24/IRRX1 80 GPIO37/IRRX2/IRSL0/ID0 IRSL1/ID1/XD7 IRSL2/SELCS/GPIO21/XD6 GPIO27/XD5 75 GPIO26/XD4 GPIO25/XD3 GPIO24/XD2 CS2/XD1 CS1/XD0/CSOUT-NSC-Test 70 XDRD/ID3 RING/XDCS LED/CS0 ...
Page 17
SIGNAL/PIN DESCRIPTIONS TABLE 1-1 "Signal/Pin Description Table" lists the signals of the PC87317VUL in alphabetical order and shows the pin(s) associated with each. TABLE 1-2 "Multiplexed X-Bus Data Buffer (XDB) Pins" on page 25 lists the X-Bus Data Buffer ...
Page 18
... TRI-STATE unless V applied. CS1 is multiplexed with CSOUT-NSC-Test/XD0. CS2 is multiplexed with XD1. Output Chip Select Read Output, NSC-Test – National Semiconductor test output. This is an open-drain output signal. Group 21 This signal is multiplexed with CS1 and XD0. Input UART1 and UART2 Clear to Send – ...
Page 19
Signal/Pin Pin Module Name Number DRQ3-0 55-52 ISA-Bus DSKCHG 99 FDC DSR2,1 143, 133 UART1, UART2 DSTRB 119 Parallel Port DTR2,1 144, 134 UART1, UART2 ERR 116 Parallel Port 156-154 General GPIO17-15 Purpose GPIO14 153 GPIO13,12 152,151 GPIO11 150 GPIO10 ...
Page 20
Signal/Pin Pin Module Name Number GPIO37-30 79, General Purpose 148-145, 143-141 HDSEL 92 FDC ID3-0 70, 158, UART2 78 or 157, 79 INDEX 97 FDC INIT 117 Parallel Port IOCHRDY 32 ISA-Bus IRQ1 36 ISA-Bus IRQ5-3 39-37 IRQ12-6 47-41 IRQ15,14 ...
Page 21
Signal/Pin Pin Module Name Number IRTX 81 UART2 KBCLK 102 KBC KBDAT 103 KBC LED 68 APC MCLK 104 KBC MDAT 105 KBC MR 51 ISA-Bus MSEN1,0 83, 82 FDC MTR1,0 86, 85 FDC ONCTL 67 APC P17,16 108, 107 ...
Page 22
... SuperI/O Configuration 1 register (index 21h). Group internal pull-up resistor ( resistor for National Semiconductor testing) controls this pin during reset. Do not pull this signal low during reset. This signal is multiplexed with GPIO21, IRSL2 and XD6. Input Serial Input – This input signal receives composite serial data from ...
Page 23
Signal/Pin Pin Module Name Number SLCT 114 Parallel Port SLIN 118 Parallel Port SOUT2,1 148, 138 UART1, UART2 STB 112 Parallel Port STEP 91 FDC SWITCH 66 APC TC 35 ISA-Bus TRK0 96 FDC V 64 RTC and BAT APC ...
Page 24
Signal/Pin Pin Module Name Number WDATA 89 FDC WDO 156 Power Man- agement WGATE 93 FDC WP 98 FDC WR 34 ISA-Bus WRITE 112 Parallel Port X1 50 Clock X1C 62 RTC X2C 63 RTC XD7,6, 78, 77 X-Bus XD1,0 ...
Page 25
Signal/Pin Connection and Description TABLE 1-2. Multiplexed X-Bus Data Buffer (XDB) Pins X-Bus Data Buffer (XDB) Pin Bit 4 of SuperI/O Configuration Register XDCS 70 XDRD 71 XD0 72 XD1 73 XD2 73 XD3 75 XD4 ...
Page 26
TABLE 1-5. Infrared/KBC or GPIO/Chip-Select Pin Designation Pin Infrared, KBC, UART2 157 IRSL1/ID1 158 IRSL2/IRSL0/ID2 80 IRRX1 107 P16 145 RI2 79 IRRX2/IRSL0/ID0 106 P12 TABLE 1-6. Pins with a Strap Function During Reset Strap Function BADDR1,0 CFG1,0 SELCS www.national.com ...
Page 27
Configuration The PC87317VUL is partially configured by hardware, dur- ing reset. The configuration can also be changed by soft- ware, by changing the values of the configuration registers. The configuration registers are accessed using an Index register and a ...
Page 28
The Strap Pins Pin CFG0 0: FDC, KBC and RTC wake up inactive, clock source is 32.768 KHz with on-chip clock multiplier disabled. 1: FDC, KBC and RTC wake up active, clock source is 48 MHz fed via X1 ...
Page 29
... Section 2.4 "CARD CONTROL REGISTERS" on page 37. The Card Control Registers — SID Register — SRID Register (only in the PC97317). — SuperI/O Configuration 1 Register (SIOC1) — SuperI/O Configuration 2 Register (SIOC2) — Programmable Chip Select Configuration Index Register — ...
Page 30
Standard Plug and Play (PnP) Register Definitions TABLES 2-5 through 2-10 describe the standard Plug and Play registers. For more detailed information on these TABLE 2-5. Plug and Play (PnP) Standard Control Registers Index Name 00h Set RD_DATA Port ...
Page 31
TABLE 2-6. Plug and Play (PnP) Logical Device Control Registers Index Name 0030h Activate For each logical device there is one Activate register that controls whether or not the logical device is active on the ISA bus. This is a ...
Page 32
TABLE 2-8. Plug and Play (PnP) Interrupt Configuration Registers Index Name 70h Interrupt Request Read/write value indicating selected interrupt level. Level Select 0 Bits3-0 select the interrupt level used for interrupt 0. A value of 1 selects IRQL 1, a ...
Page 33
... PnP ISA Wake[CSN]. Resource Data. Status. PnP ISA Card Select Number (CSN). PnP ISA Logical Device Number. D0h SID Register. xx SRID Register (in PC97317 only). Soft Reset 00h or 01h Activate. See CFG0 in Section See also FER1 of power management device 2.1.3. (logical device 8). ...
Page 34
TABLE 2-13. KBC Configuration Registers for Mouse - Logical Device 1 Index R/W Hard Reset Soft Reset 30h R/W 00h 70h R/W 0Ch 71h R/W 02h 74h R 04h 75h R 04h TABLE 2-14. RTC and APC Configuration Registers - ...
Page 35
TABLE 2-16. Parallel Port Configuration Registers - Logical Device 4 Index R/W Hard Reset 30h R/W 00h 31h R/W 00h 60h R/W 02h 61h R/W 78h 70h R/W 07h 71h R/W 00h 74h R/W 04h 75h R 04h F0h R/W ...
Page 36
TABLE 2-18. UART1 Configuration Registers - Logical Device 6 Index R/W Hard Reset 30h R/W 00h 31h R/W 00h 60h R/W 03h 61h R/W F8h 70h R/W 04h 71h R/W 03h 74h R 04h 75h R 04h F0h R/W See ...
Page 37
... Reset Required Revision ID Chip ID FIGURE 2-1. PC87317 SID Register Bitmap 2.4.2 PC97317 SID Register This read-only register holds the identity number of the chip. The PC97317VUL is identified by the value DFh in this reg- ister. PC97317 SID Register Reset Required Chip ID FIGURE 2-2. PC97317 SID Register Bitmap 2 ...
Page 38
Bit 4 - X-Bus Data Buffer (XDB) Select Select X-bus buffer on the XDB pins. This read only bit is initialized with the CFG1 strap value. See TABLE 2-21 and see also Chapter 11 "X-Bus Data Buffer" on page 229. ...
Page 39
... Upon reset, these bits are initialized to 0000. Disable means the SCI is not routed to any ISA interrupt. Unpredictable results when invalid values are written. 2.4.8 PC97317 SRID Register This read-only register holds the revision number of the PC97317 chip. SRID is incremented on each tapeout ...
Page 40
SuperI/O Configuration F Register (SIOCF), Index 2Fh This register is reserved. Must be written with ‘0’s. 2.5 KBC CONFIGURATION REGISTER (LOGICAL DEVICE 0) 2.5.1 SuperI/O KBC Configuration Register This read/write register is reset by hardware to 40h ...
Page 41
Drive ID Register This read/write register is reset by hardware to 00h. These bits control bits 5 and 4 of the enhanced TDR register ...
Page 42
UART2 AND INFRARED CONFIGURATION REGISTER (LOGICAL DEVICE 5) 2.8.1 SuperI/O UART2 Configuration Register This read/write register is reset by hardware to 02h Configuration Register ...
Page 43
TABLE 2-24. The Programmable Chip Select Configuration Registers Second Level Register Name Index 00h CS0 Base Address MSB Register R/W 00h 01h CS0 Base Address LSB Register R/W 00h 02h CS0 Configuration Register 03h Reserved 04h CS1 Base Address MSB ...
Page 44
... Index 0Ah General Purpose Scratch Bits GPIO20 or IRSL1 Pin Select GPIO17 or WDO Pin Select GPIO Bank Select 44 SID (In PC87317 Register Reset Index 20h Required Revision ID Chip ID SID (In PC97317 Register Reset Index 20h Required Chip ID SuperI/O Configuration Register (SIOC1 Reset Index 21h ...
Page 45
Programmable Chip Select Configuration Index Reset Required Index of a Programmable Chip Select Configuration Register Read Only Programmable Chip Select ...
Page 46
Reset Required Mask Address Pin A0 Mask Address Pin A1 Mask Address Pin A2 Mask Address Pin A3 Assert Chip Select Signal on Write ...
Page 47
Keyboard (and Mouse) Controller (KBC) (Logical Devices 0 and 1) 3.0 Keyboard (and Mouse) Controller (KBC) (Logical Devices 0 and 1) The Keyboard Controller (KBC functionally indepen- dent programmable device controller implemented physically as a single ...
Page 48
Keyboard (and Mouse) Controller (KBC) (Logical Devices 0 and 1) SA15-0 XD7-0 PC Chip Set IRQn 3.2 FUNCTIONAL OVERVIEW The KBC supports two external devices — a keyboard and a mouse. Each device communicates with the KBC via two bidirectional ...
Page 49
Keyboard (and Mouse) Controller (KBC) (Logical Devices 0 and 1) active are latched on their rising edge, and held until read from the KBC output buffer (port 60h). FIGURE 3-3 illus- From KBC IRQ KBC IRQ Feedback Interrupt Enable Port ...
Page 50
Keyboard (and Mouse) Controller (KBC) (Logical Devices 0 and 1) External MHz X1 Clock Frequency External X1C Multiplier 32768 Hz Crystal X2C (1465) (MCLK) FIGURE 3-5. Timing Generation and Timer Circuit 3.3.4 Timer or Event Counter The ...
Page 51
Keyboard (and Mouse) Controller (KBC) (Logical Devices 0 and 1) P12, P16 and P17 are driven by quasi-bidirectional drivers. (See FIGURE 3-6 "Quasi-Bidirectional Driver".) These sig- nals are called quasi-bidirectional because the output buffer cannot be turned off (even when ...
Page 52
Keyboard (and Mouse) Controller (KBC) (Logical Devices 0 and 1) 3.5.1 The KBC DBBOUT Register, Offset 60h, Read Only The DBBOUT register transfers data from the keyboard controller to the PC87317VUL written to by the key- board controller ...
Page 53
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.0 Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) The RTC logical device contains two major functions: the Real-Time Clock (RTC) and Advanced Power Control (APC). ...
Page 54
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) External Clock and Timing Generation The RTC can use one of the following timekeeping input clock options: A 32768 Hz crystal connected externally at the X1C and X2C pins ...
Page 55
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Host PC PC87317VUL RTC and APC Modules FIGURE 4-2. PC87317VUL Power Supplies Alarms The timekeeping function may generate an alarm when the current time reaches a stored alarm time. ...
Page 56
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) When battery voltage is below 1 volt and all in- put signals are enabled immediately upon detection of system voltage above that of battery voltage. This ...
Page 57
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) TABLE 4-3. Divider Chain Control and Bank Selection DV2-0 Selected Configuration Bank Bank 0 Oscillator Disabled Bank 0 Oscillator Disabled ...
Page 58
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Bit 3 - Unused This bit is defined as “Square Wave Enable” by the MC146818 and is not supported by the RTC. This bit is always read as 0. ...
Page 59
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.2.5 Date-of-Month Alarm Register (DMAR This register contains the Day-of-Month alarm setting and its “don’t care” enable bits. Upon first power- located at Bank 1, Index 49h ...
Page 60
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) events power down in an orderly, controlled manner. The APC assumes the function of the physical power supply On/Off switch, which is replaced by a momentary switch ...
Page 61
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) TABLE 4-5. ACPI Fixed Register List. Offset Mnemonic Description PM1 Event Registers (Status and Enable registers) 00h PM1_STS_LOW PM 1 Status Low Byte Register 01h PM1_STS_HIGH PM 1 Status ...
Page 62
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) TABLE 4-6. System Power States CCH BAT + + + Power This state exists ...
Page 63
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) User software must ensure unused date/time fields are coherent, to ensure the comparison of valid bits gives the correct results. The RING enable bit (bit 3 of APCR2) is ...
Page 64
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) APC Inactive V Power On APC Active Initial Values Power Off APC Active Programmed Values V MOAP (Power Failure Bit = 0) 1 CCH (can occur ...
Page 65
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.4.2 Entering Power States Power Up When power is first applied to the RTC, (referred to as first Power on) the APC registers are initialized to the default values ...
Page 66
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) RTC Alarm Management Global Lock SMI Command Global Lock GPIO 12,13 rising/falling P12 PME2,1 rising/falling IRRX2,1 GPIO10 Restart Stop SWITCH SWITCH Event Type V DD EXISTS RING RI2,1 A ...
Page 67
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.4.3 System Power-Up and Power-Off Activation Event Description The APC may activate the host power supply when the fol- lowing “wake-up” events occur: Physical On/Off switch is depressed and ...
Page 68
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Predetermined Wake-Up The second, minute, and hour values of the pre-determined wake-up times are contained in the Seconds Alarm, Min- utes Alarm, and Hours alarm registers, respectively (index- es ...
Page 69
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) The SCI Signal The SCI interrupt is used to send ACPI relevant notifications to the host Operating System. The following events assert the SCI signal: RTC alarm Power Button ...
Page 70
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) The APC registers are not affected by Master Reset. They are initialized to 0 only when power is applied for the first time, i.e., application of one of the ...
Page 71
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) See MOAP (bit 4) of APCR1 and APCR6 bit 6,7 for an overriding case. Bit 6 - Switch Off Delay Enable (SODE) 0: ONCTL output pin is deactivated immediately ...
Page 72
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.5.5 Wake up Date of Month Register (WDMR) This register contains the Wake up Date of Month settings. Wake up Date-of-Month ...
Page 73
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Bit 5 - RAM Block Write This bit controls writes to bytes 80h-9Fh (00h-1Fh of up- per RAM). 0: This bit has no effect on upper RAM access. 1: ...
Page 74
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) TABLE 4-9. GPIO10 Event settings select APCR3 bits Physical trigger condition Low level High level ...
Page 75
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.5.12 APC Control Register 5 (APCR5) This register contains the IRRX2,1 event polarity/edge set- tings and configures I/O pin designations. Upon first Power-Up this register is reset to 2Dh. ...
Page 76
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Bits 5-3 -GPIO13 Event Polarity/Edge Select These bits determine the physical conditions that trigger the GPIO13 Event. These bits are unaffected by Master Reset. TABLE 4-16. GPIO13 Event settings ...
Page 77
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.5.15 APC Status Register 1 (APSR1) This is read-only register. The bit settings are unaffected by Master Reset Power- ...
Page 78
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.6 ACPI FIXED REGISTERS The APCI fixed registers are divided into four groups: PM1 Event registers PM1 Control registers PM TImer registers General Purpose Event registers These registers, their ...
Page 79
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Bit 7 - Wake Status (WAK_STS) This bit is set to 1, when the system is in the suspended state and an enabled Power Management event occurs. Exception to ...
Page 80
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.6.5 Power Management 1 Control Low Byte Register (PM1_CNT_LOW) Reserved bits are read-only, and will always return 0. Power Management 1 Control Power- ...
Page 81
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.6.8 Power Management Timer Middle Byte Register (PM1_TMR_MID) This is a read-only register. . Power Management Timer Middle Byte Register Power-Up ...
Page 82
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Bit 2 - IRRX1 Status (IRRX1_S) This bit is set to 1, when an IRRX1 event occurs, regard- less of the IRRX1 Enable bit setting (bit 2 of the ...
Page 83
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Bit 5 - GPIO13 Enable (GPIO13_E) 0: GPIO13 Status bit is ignored (bit 5 of the GP1_STS0 register). 1: When the GPIO13 Status bit Activate the ...
Page 84
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.8 RTC AND APC REGISTER BITMAPS 4.8.1 RTC Register Bitmaps Power- Reset Required ...
Page 85
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Wake up Date-of-Month Power- Reset Required Wake up Date of Month Bits “Don’t ...
Page 86
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device Power- Reset Required GPIO12 Event Polarity/Edge GPIO13 Event Polarity/Edge select Extended wake-up options ...
Page 87
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device Power- Reset Required Century Address Bank Select Power Management 1 Status Low Byte ...
Page 88
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Power Management Timer Middle Power- Reset Required Power Management Timer Middle Byte Power ...
Page 89
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) 4.9 REGISTER BANK TABLES TABLE 4-19. Banks 0, 1 and 2 - Common 64-Byte Memory Map Index FUNCTION 00h Seconds 01h Seconds Alarm 02h Minutes 03h Minutes Alarm 04h ...
Page 90
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Register Index Upper RAM 50h Address Port 51h-52h Upper RAM Data 53h Port 54h-7Fh TABLE 4-22. Bank 2 Registers - APC Memory Bank Register Index 00h - 3Fh APC ...
Page 91
Real-Time Clock (RTC) and Advanced Power Control (APC) (Logical Device 2) Register Index Month Alarm Address 50h Register Century Address Register 51h 52h-7Fh TABLE 4-23. Available General Purpose Bytes Index Bank 0Eh - 3Fh All 40h - 7Fh Bank 0 ...
Page 92
The Digital Floppy Disk Controller (FDC) (Logical Device 3) 5.0 The Digital Floppy Disk Controller (FDC) (Logical Device 3) The Floppy Disk Controller (FDC) is suitable for all PC-AT, EISA, PS/2, and general purpose applications. DP8473 and N82077 software compatibility ...
Page 93
... FIGURE 5-2 "PC87317 Dynamic Performance" shows the dynamic window margin in the performance of the FDC at different data rates, generated using a FlexStar FS-540 floppy disk simulator and a propri- etary dynamic window margin test program written by National Semiconductor. 250,300, 500 Kbps and 1 Mbps ...
Page 94
The Digital Floppy Disk Controller (FDC) (Logical Device 3) The controller maximizes the internal digital data separator by implementing a read algorithm that enhances the lock characteristics of the fully digital Phase-Locked Loop (PLL). The algorithm minimizes the effect of ...
Page 95
The Digital Floppy Disk Controller (FDC) (Logical Device 3) The lower two bits of the Data rate Select Register (DSR) at offset 04h can also set the data rate. These bits are encod- ed like the corresponding bits in the ...
Page 96
The Digital Floppy Disk Controller (FDC) (Logical Device 3) When the controller is ready to receive a command byte, the MSR returns a value of 80h (Request for Master (RQM, bit 7) bit is set). The MSR is guaranteed to ...
Page 97
The Digital Floppy Disk Controller (FDC) (Logical Device 3) Bit 5 - Step This bit indicates whether or not the head of the Floppy Disk Drive (FDD) should move during a seek operation. Its value is the inverse of the ...
Page 98
The Digital Floppy Disk Controller (FDC) (Logical Device 3) TABLE 5-2. Drive and Motor Pin Encoding for Four Drive Configurations and Drive Exchange Support Control Digital Output Signals Register Bits MTR ...
Page 99
The Digital Floppy Disk Controller (FDC) (Logical Device 3) Bit 4- Motor Enable 0 If four drives are supported (bit 7 of the SuperI/O FDC Configuration register at index F0h is 1), this bit may control the motor output signal ...
Page 100
The Digital Floppy Disk Controller (FDC) (Logical Device 3) Bits 1,0 - Tape Drive Select 1,0 These bits assign a logical drive number to a tape drive. Drive 0 is not available as a tape drive and is reserved as ...
Page 101
The Digital Floppy Disk Controller (FDC) (Logical Device 3) Bit 2 - Drive 2 Busy This bit indicates whether or not drive 2 is busy set to 1 after the last byte of the command phase of a ...
Page 102
The Digital Floppy Disk Controller (FDC) (Logical Device 3) Track 0 is the default starting track number for precom- pensation. The starting track number can be changed using the CONFIGURE command. TABLE 5-7. Write Precompensation Delays DSR Bits Duration of ...
Page 103
The Digital Floppy Disk Controller (FDC) (Logical Device 3) value for THRESH. this gives the system more time to re- spond to a data transfer service request (DRQ for DMA mode or IRQ for interrupt mode). Conversely, a fast system ...
Page 104
The Digital Floppy Disk Controller (FDC) (Logical Device 3) 5.3.9 Configuration Control Register (CCR) This write-only register can be used to set the data transfer rate (in place of the DSR) for PC-AT, PS/2 and MicroChan- nel applications. Other applications ...
Page 105
The Digital Floppy Disk Controller (FDC) (Logical Device 3) the leading edge of the active low DACK input signal. After the last byte is transferred, an interrupt is generated, indi- cating the beginning of the result phase. During DMA operations, ...
Page 106
... Drive Polling Phase National Semiconductor’s FDC supports the polling mode of old 8-inch drives means of monitoring any change in status for each disk drive present in the system. This sup- port provides backward compatibility with software that ex- pects it ...
Page 107
The Digital Floppy Disk Controller (FDC) (Logical Device 3) Even if drive polling is disabled, drive stepping and delayed power-down occur in the drive polling phase. The controller checks the status of each drive and, if necessary, it issues a ...
Page 108
The Digital Floppy Disk Controller (FDC) (Logical Device 3) Bit 0 - Missing Address Mark This bit indicates whether or not the Floppy Disk Con- troller (FDC) failed to find an address mark in a data field during a read, ...
Page 109
The Digital Floppy Disk Controller (FDC) (Logical Device 3) Bit 3 - Scan Satisfied This bit indicates whether or not the value of the data byte from the microprocessor was equal to a byte on the floppy disk during any ...
Page 110
The Digital Floppy Disk Controller (FDC) (Logical Device 3) PS/2 Drive Mode Reset 1 1 Required MTR0 MTR1 WGATE RDATA WDATA DR0 Reserved Reserved ...
Page 111
The Digital Floppy Disk Controller (FDC) (Logical Device 3) Read Operations, PS/2 Drive Mode Reset Required High Density DRATE0 Status DRATE1 Status Reserved DSKCHG Write Operations 7 ...
Page 112
THE FDC COMMAND SET The first command byte for each command in the FDC com- mand set is the opcode byte. The FDC uses this byte to de- termine how many command bytes to expect invalid command ...
Page 113
Abbreviations Used in FDC Commands BFR Buffer enable bit set in the MODE command. En- ables open-collector output buffers. BST Burst mode disable control bit set in MODE com- mand. Disables burst mode for the FIFO, if the FIFO ...
Page 114
WG Formerly, the Write Gate control bit. Now included in the Group Drive mode Configuration (GDC) bits in the PERPENDICULAR MODE command. WLD Wildcard bit in the MODE command used to enable or disable the wildcard byte (FFh) during scan ...
Page 115
Result Phase Byte of Present Track Number (PTR) Drive 0 Byte of Present Track Number (PTR) Drive 1 Byte of Present Track Number (PTR) Drive 2 Byte of Present Track Number (PTR) Drive 3 Step ...
Page 116
Command Phase MFM Bytes-Per-Sector Code Sectors per Track Bytes in Gap 3 Data Pattern TABLE 5-10. Typical Values for PC Compatible Diskette Media Bytes in Data ...
Page 117
Fifth Command Phase Byte - Bytes in Gap 3 The number of bytes in gap 3 is programmable. The number to program for Gap 3 depends on the data transfer rate and the type of the disk drive. TABLE 5-12 ...
Page 118
Command Phase Invalid Opcodes Execution Phase None. Index Pulse Gap 0 SYNC IAM IBM Format (MFM) C2* FC Toshiba Gap 0 SYNC IAM ...
Page 119
Result Phase LOCK 0 Bit 4 - Control Reset Effect (LOCK) Same as bit 7 of opcode in command phase. 5.7.7 The MODE Command This command selects the special features of the ...
Page 120
A software reset enables burst mode, i.e., clears this bit to its default value the LOCK bit (bit 7 of the op- code of the LOCK command BST retains its value ...
Page 121
Execution Phase Internal registers are written. Result Phase None. 5.7.8 The NSC Command The NSC command can be used to distinguish between the FDC versions and the 82077. Command Phase ...
Page 122
Execution Phase Internal registers are written. TABLE 5-15. Effect of Drive Mode and Data Rate on FORMAT TRACK and WRITE DATA Commands Data Rates Drive Mode 250, 300 or 500 Kbps Conventional Perpendicular Mbps Conventional Perpendicular TABLE ...
Page 123
Single track. The controller stops at the last sector of side 0. 1: Multiple tracks. the controller continues to side 1 af- ter reaching the last sector of side 0. Second Command Phase Byte Bits 1,0 - Logical Drive ...
Page 124
TABLE 5-17. Skip Control Effect on READ DATA Command Skip Control Data Sector Control Mark Bit 6 Type Read? (SK) of ST2 0 Normal Deleted Normal Deleted N 1 After finding ...
Page 125
TABLE 5-18. Result Phase Termination Values with No Error Multi-Track Head # End of Track (EOT) (MT) (HD) Sector Number 0 0 < EOT EOT 0 1 < EOT EOT 1 0 < EOT ...
Page 126
Execution Phase There is no data transfer during the execution phase of this command. An interrupt is generated when the execution phase is completed. The READ ID command does not perform an implied seek. After waiting the Delay Before Processing ...
Page 127
Head Number Sector Number Bytes-Per-Sector Code 5.7.14 The RECALIBRATE Command The RECALIBRATE command issues pulses that make the head of the selected drive step out until it reaches track 0. Command Phase ...
Page 128
Software should ensure that the RELATIVE SEEK com- mand is issued for only one drive at a time. This is because the drives are actually selected via the Digital Output Reg- ister (DOR), which can only select one drive at ...
Page 129
TABLE 5-21 "The Effect of Scan Commands on the ST2 Register" shows how all the scan commands affect bits 3,2 of the Status 2 (ST2) result phase register. See Section 5.5.3 "Result Phase Status Register 2 (ST2)" on page 108. ...
Page 130
The SENSE INTERRUPT Command The SENSE INTERRUPT command returns the cause of an interrupt that is caused by the change in status of any disk drive SENSE INTERRUPT command is issued when no inter- rupt is pending ...
Page 131
The SET TRACK Command This command is used to verify (read) or change (write) the number of the present track. This command could be useful for recovery from disk track- ing errors, where the true track number could be ...
Page 132
The parameters used by this command are undefined after power up, and are unaffected by any reset. Therefore, soft- ware should always issue a SPECIFY command as part of an initialization routine to initialize these parameters. Terminating this command does ...
Page 133
Bits 3-0 - Delay Before Processing Factor These bits specify a factor that is multiplied by a con- stant to determine the delay before command process- ing starts, i.e., from selection of a drive motor until a read or write ...
Page 134
Execution Phase Data is read from the disk, as the controller checks for valid address marks in the address and data fields. This command is identical to the READ DATA command, except that it does not transfer data during the ...
Page 135
If there is no match, the controller waits to find the next sec- tor address field. This process continues until the desired sector is found error condition occurs, the Interrupt Control (IC) bits (bits 7,6) in ST0 are ...
Page 136
Result Phase Result Phase Status Register 0 (ST0) Result Phase Status Register 1 (ST1) Result Phase Status Register 2 (ST2) Track Number Head Number Sector Number Bytes-Per-Sector Code DR0 DR1 PC87317 MTR0 www.national.com Upon terminating ...
Page 137
Parallel Port (Logical Device 4) The parallel port is a communications device that transfers parallel data between the system and an external device. Originally designed to output data to an external printer, the use of this port has grown ...
Page 138
In SPP Extended mode, parallel data transfer is bi-direc- tional. TABLE 6-12 "Parallel Port Pinout" on page 160 lists the output signals for the standard 25-pin, D-type connec- tor. Configuration Operation Mode Time SPP Compatible Configuration at SPP Extended System ...
Page 139
TABLE 6-4. SPP DTR Register Read and Write Modes Bit 5 of Mode RD WR CTR Data written to PD7-0. SPP Com- Data read from the out- patible Data written to ...
Page 140
Bit Status This bit reflects the current state of the printer paper end signal (PE). The printer sets this bit high when it detects the end of the paper. 0: Printer has paper. 1: End of paper ...
Page 141
Bits 7,6: Reserved These bits are reserved and are always 1. 6.3 ENHANCED PARALLEL PORT (EPP) MODES EPP modes allow greater throughput than SPP modes by supporting faster transfer times ( 32-bit data trans- fers in a single ...
Page 142
SPP or EPP Control Register (CTR) This control port is read or write. A write operation to it sets the state of four pins on the 25-pin D-shell connector, and controls both the parallel port interrupt enable and direction. ...
Page 143
EPP Data Register 3 (DATA3) This is the fourth EPP data register only accessed to transfer bits 24 through 32-bit read or write to EPP Data Register 0 (DATA0 ...
Page 144
EPP Data register, re- place the address strobe (ASTRB signal) and the EPP Ad- dress register, respectively. EPP Revision 1.7 and 1.9 Zero Wait State (ZWS) Ad- dress Write and Read Operations The following ...
Page 145
D7-0 RD WAIT ASTRB WRITE PD7-0 IOCHRDY ZWS FIGURE 6-16. EPP 1.9 Address Read EPP 1.9 Data Write and (Backward) Data Read This procedure writes to the selected peripheral drive or register. EPP 1.9 data read and write operations are ...
Page 146
EIR and EDR registers. See Section 6.5.2 "Second Level Offsets" on page 146. TABLE 6-6. Extended Capabilities Parallel Port (ECP) Registers Offset Symbol Description 000h DATAR Parallel Port Data Register 000h ...
Page 147
ECP Data Register (DATAR) The ECP Data Register (DATAR) register is the same as the DTR register (see Section 6.2.2 "SPP Data Register (DTR)" on page 138), except that a read always returns the values of the PD7-0 signals ...
Page 148
ECP Control Register (DCR) Reading this register returns the register content (not the signal values SPP mode Reset Required Data Strobe ...
Page 149
Bits 7-5 of ECR = 011 Reset Required Data Bits FIGURE 6-22. DFIFO Register Bitmap 6.5.9 ...
Page 150
Bits 1,0 - DMA Channel Select These bits reflect the value of bits 1,0 of the PP Config0 register (second level offset 05h). Microsoft’s ECP Pro- tocol and ISA Interface Standard defines these bits as shown in TABLE 6-7 "ECP ...
Page 151
The DMA and the above interrupts are not dis- abled. 1: The DMA and the above three interrupts are dis- abled. Bit 3 - ECP DMA Enable 0: The DMA request signal (DRQ3-0) is set to TRI- STATE and ...
Page 152
ECP Extended Data Register (EDR) This read/write register is the data port of the control regis- ter indicated by the index stored in the EIR. Reading or writ- ing this register reads or writes the data in the control ...
Page 153
Bits 2-0 - Reserved Bit 3 - EPP 1.7 ZWS Control Upon reset this bit is initialized to 0. This bit controls as- sertion of ZWS on EPP 1.7 access. There is no ZWS assertion on SPP and on EPP ...
Page 154
Actual ECP DMA routing is controlled by the DMA channel select register (index 74h) of this log- ical device. Microsoft’s ECP protocol and ISA interface standard de- fine bits 1 and 0 of CNFGB as shown in ...
Page 155
ECP Mode ECP Mode (ECR Bits) Name Standard Write cycles are under software control. STB, AFD, INIT and SLIN are open-drain output signals. Bit 5 of DCR is forced to 0 (forward direction) and ...
Page 156
When ACK is asserted the ECP drives AFD high. When AFD is high the peripheral device deasserts ACK. The ECP reads the PD7-0 byte, then drives AFD low. When AFD is low the peripheral device may change BUSY and PD7-0 ...
Page 157
PARALLEL PORT REGISTER BITMAPS 6.7.1 EPP Modes Reset Required Data Bits ...
Page 158
ECP Modes Bits 7-5 of ECR = 000 or 001 Reset Required Data Bits Bits ...
Page 159
Bits 7-5 of ECR = 111 Configuration Register Reset Required DMA Channel Select Reserved Interrupt Select IRQ Signal Value Reserved ...
Page 160
PARALLEL PORT PIN/SIGNAL LIST TABLE 6-12 "Parallel Port Pinout" shows the standard 25-pin, D-type connector definition for parallel port operations. Connector Pin ...
Page 161
Enhanced Serial Port with IR - UART2 (Logical Device 5) 7.0 Enhanced Serial Port with IR - UART2 (Logical Device 5) UART2 supports standard 16450/16550, Enhanced UART and InfraRed (IR) modes. This module provides advanced, versatile serial communi- cations features ...
Page 162
Enhanced Serial Port with IR - UART2 (Logical Device 5) BANK 6 BANK 5 BANK 4 BANK 3 BANK 2 BANK 1 BANK 0 Offset 07h Offset 06h Offset 05h Offset 04h LCR/BSR Offset 02h Offset 01h Offset 00h 16550 ...
Page 163
Enhanced Serial Port with IR - UART2 (Logical Device 5) Data transfer takes place by use of data buffers that inter- face internally in parallel and with the external data channel in a serial format. 16-byte data FIFOs may reduce ...
Page 164
Enhanced Serial Port with IR - UART2 (Logical Device value start bit, followed by eight data bits (LSB first), an optional parity bit, and ending with at least one stop bit with a binary value of 1. ...
Page 165
Enhanced Serial Port with IR - UART2 (Logical Device 5) the stream of samples can be used to reconstruct the in- coming bit string. To obtain good resolution, a fairly high sampling rate should be selected. The “Programmed-T-Period” mode should ...
Page 166
Enhanced Serial Port with IR - UART2 (Logical Device 5) Fallback can occur in any mode. In Extended UART mode, fallback is always enabled. In this case, when a fallback oc- curs, the following happens: Transmission and Reception FIFOs switch ...
Page 167
Enhanced Serial Port with IR - UART2 (Logical Device 5) TXD is accessed during CPU write cycles used to write data to the Transmitter Holding Register when the FIFOs are disabled the TX_FIFO when the FIFOs ...
Page 168
Enhanced Serial Port with IR - UART2 (Logical Device Disable Modem Status Interrupts (MS_EV) (De- fault). 1: Enable Modem Status Interrupts (MS_EV). Bits 7-4- Reserved These bits are reserved. Interrupt Enable Register (IER), in the Extended Modes ...
Page 169
Enhanced Serial Port with IR - UART2 (Logical Device 5) cles.The Event Identification Register (EIR) indicates the in- terrupt source. The function of this register changes according to the selected mode of operation. Event Identification Register (EIR), Non-Extended Mode When ...
Page 170
Enhanced Serial Port with IR - UART2 (Logical Device 5) Extended Mode, Read Cycles Reset Required RXHDL_EV TXLDL_EV LS_EV or TXHLT_EV MS_EV DMA_EV TXEMP-EV ...
Page 171
Enhanced Serial Port with IR - UART2 (Logical Device 5) TABLE 7-5. TX_FIFO Level Selection TXFTH (Bits 5,4) TX_FIF0 Threshold 00(Default Bits 7,6 - RX_FIFO Threshold Level (RXFTH1,0) These bits select the RX_FIFO interrupt threshold level. An ...
Page 172
Enhanced Serial Port with IR - UART2 (Logical Device parity is enabled, an even number of logic 1s are transmitted or checked. Bit 5 - Stick Parity (STKP) When Parity is enabled (PEN is 1), this bit, ...
Page 173
Enhanced Serial Port with IR - UART2 (Logical Device 5) Modem/Mode Control Register (MCR), Non-Extended Mode Non-Extended UART mode Reset Required ...
Page 174
Enhanced Serial Port with IR - UART2 (Logical Device 5) TABLE 7-10. The Module Operation Modes MDSL2 MDSL1 MDSL0 (Bit 7) (Bit 6) (Bit UART mode (Default ...
Page 175
Enhanced Serial Port with IR - UART2 (Logical Device cleared when a data character is written to the TXD register. Bit 6 - Transmitter Empty (TXEMP) This bit is set to 1 when the Transmitter Holding Regis- ...
Page 176
Enhanced Serial Port with IR - UART2 (Logical Device 5) Non-Extended Modes Reset Required Scratch Data FIGURE 7-17. SPR Register Bitmap 7.11.11 Auxiliary Status and Control Register (ASCR) This register shares a ...
Page 177
Enhanced Serial Port with IR - UART2 (Logical Device 5) In addition, a fallback mechanism maintains this compatibil- ity by forcing the UART to revert to 16550 mode if 16550 software addresses the module after a different mode was set. ...
Page 178
Enhanced Serial Port with IR - UART2 (Logical Device 5) 7.13.1 Baud Generator Divisor Ports, LSB (BGD(L)) and MSB (BGD(H)) These ports perform the same function as the Legacy Baud Divisor Ports in Bank 1 and are accessed identically, but ...
Page 179
Enhanced Serial Port with IR - UART2 (Logical Device 5) 7.13.2 Extended Control Register 1 (EXCR1) Use this register to control module operation in the Extend- ed mode. Upon reset all bits are set to 0. Extended Control and 7 ...
Page 180
Enhanced Serial Port with IR - UART2 (Logical Device 5) Bit 5 - Enable Transmitter During Loopback (ETDLBK) When this bit is set to 1, the transmitter serial output is enabled and functions normally when loopback is en- abled. Bit ...
Page 181
Enhanced Serial Port with IR - UART2 (Logical Device 5) 7.13.7 RX_FIFO Current Level Register (RXFLV) This read-only register returns the number of bytes in the RX_FIFO. It can be used for software debugging. Extended Modes ...
Page 182
Enhanced Serial Port with IR - UART2 (Logical Device 5) 7.14.3 Shadow of FIFO Control Register (SH_FCR) This read-only register returns the contents of the FCR reg- ister in bank FIFO ...
Page 183
Enhanced Serial Port with IR - UART2 (Logical Device 5) 7.16 BANK 5 – INFRARED CONTROL REGISTERS TABLE 7-20. Bank 5 Registers Register Offset Description Name 00-02h Reserved 03h LCR/ Link Control Register/ BSR Bank Select Register 04h IRCR2 Infrared ...
Page 184
Enhanced Serial Port with IR - UART2 (Logical Device 5) Bit 6 - Sharp-IR Modulation Disable (SHMD_DS) 0: Enables internal 500 KHz transmitter modulation. (Default) 1: Disables internal modulation. Bit 7 - Sharp-IR Demodulation Disable (SHDM_DS) 0: Enables internal 500 ...
Page 185
Enhanced Serial Port with IR - UART2 (Logical Device 5) Demodulation Control Reset Required DFR0 DFR1 DFR2 DFR3 DFR4 DBW0 DBW1 DBW2 FIGURE 7-35. ...
Page 186
Enhanced Serial Port with IR - UART2 (Logical Device 5) TABLE 7-25. Consumer-IR, Low Speed Demodulator (RXHSC = 0) (Frequency Ranges in KHz) DFR Bits min/max min max min 0 ...
Page 187
Enhanced Serial Port with IR - UART2 (Logical Device 5) DFR Bits min/max min 51. max 57.36 min 54. max 60.10 TABLE ...
Page 188
Enhanced Serial Port with IR - UART2 (Logical Device 5) TABLE 7-28. Transmitter Modulation Mode Selection RCCFG Bits Modulation Mode C_PLS Modulation mode. Pulses are generated continuously for the entire logic 0 bit time ...
Page 189
Enhanced Serial Port with IR - UART2 (Logical Device 5) — If AMCFG (bit 7 of IRCFG4) is set to 1, these bits drive the ID/IRSL(2-1) pins when Sharp-IR mode is selected. — If AMCFG is 0, these bits will ...
Page 190
Enhanced Serial Port with IR - UART2 (Logical Device 5) 0: Pin’s direction is input. 1: Pin’s direction is output. Bit 6 - Reserved Read/write 0. Bit 7 - Automatic Module Configuration (AMCFG) When set to 1, this bit enables ...
Page 191
Enhanced Serial Port with IR - UART2 (Logical Device Reset Required WLS0 WLS1 STB PEN EPS STKP SBRK BKSE ...
Page 192
Enhanced Serial Port with IR - UART2 (Logical Device 5) Legacy Baud Generator Divisor Reset Required Least Significant Byte of Baud Generator Legacy Baud Generator Divisor ...
Page 193
Enhanced Serial Port with IR - UART2 (Logical Device Module Revision Reset Required Revision ID(RID 3-0) Module ID(MID 7- ...
Page 194
Enhanced Serial Port with IR - UART2 (Logical Device Reset Required MCFR(4-0) MCPW(2-0) Consumer-IR Mode ...
Page 195
Enhanced Serial Port - UART1 (Logical Device 6) 8.0 Enhanced Serial Port - UART1 (Logical Device 6) UART1 supports serial data communications with a remote peripheral device or modem using a wired interface. The module can function as a standard ...
Page 196
Enhanced Serial Port - UART1 (Logical Device 6) 8.2.1 16450 or 16550 UART Mode The module defaults to 16450 mode after power up or reset. UART 16550 mode is equivalent to 16450 mode, with the addition of a 16-byte data ...
Page 197
Enhanced Serial Port - UART1 (Logical Device 6) More than 64 sec or four character times, whichever is greater, have elapsed since the last byte was read from the RX_FIFO by the CPU. 8.4 AUTOMATIC FALLBACK TO A NON-EXTENDED UART ...
Page 198
Enhanced Serial Port - UART1 (Logical Device 6) TXD is accessed during CPU write cycles used to write data to the Transmitter Holding Register when the FIFOs are disabled the TX_FIFO when the FIFOs are en- ...
Page 199
Enhanced Serial Port - UART1 (Logical Device 6) Interrupt Enable Register (IER), in the Extended Mode Figure 8-6 shows the bitmap of the Interrupt Enable Regis- ter in these mode. IER in Extended Mode ...
Page 200
Enhanced Serial Port - UART1 (Logical Device 6) TABLE 8-3. Non-Extended Mode Interrupt Priorities EIR Bits Priority Interrupt Type Level None Highest Line Status ...