AM188ER Advanced Micro Devices, AM188ER Datasheet
AM188ER
Available stocks
Related parts for AM188ER
AM188ER Summary of contents
Page 1
... Available in the following packages: — 100-pin, thin quad flat pack (TQFP) — 100-pin, plastic quad flat pack (PQFP) (PIO) pins on one chip. Compared to the 80C186 Am188ER microcontrollers enable designers to reduce the size, power consumption, and cost of embedded performance. The Am186ER and Am188ER microcontrollers have ...
Page 2
Am186™ER MICROCONTROLLER BLOCK DIAGRAM INT2/INTA0 INT3/INTA1/IRQ CLKOUTA INT4 CLKOUTB X2 X1 Clock and Interrupt Power Control Unit Management V CC Unit Watchdog GND Timer (WDT) Control Control Registers Registers RES Control Refresh Registers Control ARDY Unit SRDY S2 S1/IMDIS S0/SREN ...
Page 3
Am188™ER MICROCONTROLLER BLOCK DIAGRAM INT2/INTA0 INT3/INTA1/IRQ CLKOUTA INT4 CLKOUTB X2 X1 Clock and Power Interrupt Management Control Unit V CC Watchdog GND Timer (WDT) Control Control Registers Registers RES Control Refresh Registers Control ARDY Unit SRDY S2 S1/IMDIS S0/SREN Bus ...
Page 4
... MHz – MHz DEVICE NUMBER/DESCRIPTION Am186ER = High-Performance, 80C186-Compatible, 16-Bit Embedded Microcontroller with RAM Am188ER = High-Performance, 80C188-Compatible, 16-Bit Embedded Microcontroller with RAM Valid combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of ...
Page 5
TABLE OF CONTENTS Distinctive Characteristics ............................................................................................................ 1 General Description ..................................................................................................................... 1 Am186™ER Microcontroller Block Diagram ................................................................................ 2 Am188™ER Microcontroller Block Diagram ................................................................................ 3 Ordering Information .................................................................................................................... 4 List of Figures .............................................................................................................................. 9 List of Tables ............................................................................................................................... 9 Revision History ......................................................................................................................... ...
Page 6
LCS/ONCE0 ................................................................................................................... 33 MCS3/RFSH/PIO25 ....................................................................................................... 33 MCS2–MCS0 (MCS2/PIO24, MCS1/PIO15, MCS0/PIO14) .......................................... 34 NMI ................................................................................................................................ 34 PCS3–PCS0 (PCS3/PIO19, PCS2/PIO18, PCS1/PIO17, PCS0/PIO16) ...................... 34 PCS5/A1/PIO3 ............................................................................................................... 34 PCS6/A2/PIO2 ............................................................................................................... 34 PIO31–PIO0 (Shared) .................................................................................................... 35 RD .................................................................................................................................. 35 RES ................................................................................................................................ 35 RFSH2/ADEN (Am188™ER ...
Page 7
Chip-Select Unit ......................................................................................................................... 49 Chip-Select Timing ......................................................................................................... 49 Ready and Wait-State Programming ............................................................................. 49 Memory Maps ................................................................................................................ 50 Chip-Select Overlap ....................................................................................................... 51 Upper Memory Chip Select ............................................................................................ 51 Low Memory Chip Select ............................................................................................... 51 Midrange Memory Chip Selects ..................................................................................... 51 ...
Page 8
Switching Characteristics over Commercial and Industrial Operating Ranges, Internal RAM Show Read Cycle (40 MHz and 50 MHz) ................................................ 76 Internal RAM Show Read Cycle Waveform ................................................................... 77 Switching Characteristics over Commercial and Industrial Operating Ranges, PSRAM Read Cycle (25 ...
Page 9
Switching Characteristics over Commercial and Industrial Operating Ranges, Synchronous Serial Interface (SSI) (40 MHz and 50 MHz) ......................................... 102 Synchronous Serial Interface (SSI) Waveforms .......................................................... 103 TQFP Physical Dimensions ..................................................................................................... 104 PQFP Physical Dimensions ..................................................................................................... 105 Index ................................................................................................................................... Index-1 LIST ...
Page 10
REVISION HISTORY Date Rev Description Replaced block diagrams on page 2 and page 3 with updated diagrams showing that the internal data Feb. 2000 D bus interfaces via the BIU and not RAM. Feb. 2000 D Added new industrial parts ...
Page 11
Date Rev Description Under “SRDY/PIO6” on page 38, the following sentence was added: "When SRDY is configured as May 2000 D P106, the internal SRDY signal is driven Low." In Table 8, “Maximum and Minimum Clock Frequencies,” on page 44, ...
Page 12
... Microcontroller ÉlanSC400 Microcontroller ÉlanSC410 Microcontroller Am186CC Communications Controller Am186ES and Am188ES Microcontrollers Am186ESLV & Am188ESLV Microcontrollers TM ER and Am188 ER Microcontrollers Data Sheet Am186ED Microcontroller Am186ER and Am188ER Microcontrollers Am186EDLV Microcontroller — Microprocessors — 16- and 32-bit microcontrollers — 16-bit microcontrollers ...
Page 13
... The Advantages of Integrated RAM Technical Bul- letin (Available only at www.amd.com/products/ epd/techdocs.) A full description of the Am186ER and Am188ER mi- crocontrollers’ registers and instructions is included in the Am186ER and Am188ER Microcontrollers User’s Manual listed above. To order literature, contact the nearest AMD sales of- fice or call the literature center at one of the numbers listed on the back cover of this manual ...
Page 14
... Both multiplexed and nonmultiplexed address buses are available on the Am186ER and Am188ER microcontrollers. The nonmultiplexed address bus eliminates system-support logic ordinarily needed to interface with external memory devices, while the mul- ...
Page 15
Direct Memory Interface Example Figure 1 illustrates the direct interface to memory of the Am186ER microcontroller. The A19–A0 bus connects to the memory address inputs, the AD bus connects to the data inputs and outputs, and the chip selects con- ...
Page 16
TQFP CONNECTION DIAGRAM AND PINOUTS—Am186™ER MICROCONTROLLER Top Side View—100-Pin Thin Quad Flat Pack (TQFP) AD0 1 AD8 2 AD1 3 AD9 4 AD2 5 AD10 6 AD3 7 AD11 8 AD4 9 AD12 10 AD5 11 GND 12 AD13 13 ...
Page 17
TQFP PIN ASSIGNMENTS—Am186™ER MICROCONTROLLER (Sorted by Pin Number) Pin No. Name Pin No. Name 1 AD0 2 AD8 3 AD1 4 AD9 5 AD2 6 AD10 7 AD3 8 AD11 9 AD4 10 AD12 11 AD5 12 GND 13 AD13 ...
Page 18
TQFP PIN ASSIGNMENTS—Am186™ER MICROCONTROLLER (Sorted by Pin Name) Pin Name No. Pin Name A0 63 AD5 A1 62 AD6 A2 60 AD7 A3 59 AD8 A4 58 AD9 A5 57 AD10 A6 56 AD11 A7 55 AD12 A8 54 AD13 ...
Page 19
... AD5 11 GND 12 AO13 13 AD6 AO14 16 AD7 17 AO15 18 19 S6/CLKSEL1 20 UZI/CLKSEL2 TXD 21 RXD 22 SDATA 23 SDEN1 24 SDEN0 25 Notes: Pin 1 is marked for orientation. TM Am186 Am188ER Microcontroller TM ER and Am188 ER Microcontrollers Data Sheet 75 INT4 74 MCS1 73 MCS0 72 DEN 71 DT/R 70 NMI 69 SRDY 68 HOLD 67 HLDA GND 64 GND ...
Page 20
TQFP PIN ASSIGNMENTS—Am188™ER MICROCONTROLLER (Sorted by Pin Number) Pin No. Name Pin No. Name 1 AD0 2 AO8 3 AD1 4 AO9 5 AD2 6 AO10 7 AD3 8 AO11 9 AD4 10 AO12 11 AD5 12 GND 13 AO13 ...
Page 21
TQFP PIN ASSIGNMENTS—Am188™ER MICROCONTROLLER (Sorted by Pin Name) Pin Name No. Pin Name A0 63 AD5 A1 62 AD6 A2 60 AD7 A3 59 ALE A4 58 AO8 A5 57 AO9 A6 56 AO10 A7 55 AO11 A8 54 AO12 ...
Page 22
PQFP CONNECTION DIAGRAM AND PINOUTS—Am186™ER MICROCONTROLLER Top Side View—100-Pin Plastic Quad Flat Pack (PQFP) 1 SDEN1 2 SDEN0 3 SCLK 4 BHE/ADEN ALE 7 8 ARDY S1/IMDIS 11 S0/SREN 12 GND 13 X1 ...
Page 23
PQFP PIN ASSIGNMENTS—Am186™ER MICROCONTROLLER (Sorted by Pin Number) Pin No. Name Pin No. Name 1 SDEN1/PIO23 26 2 SDEN0/PIO22 27 3 SCLK/PIO20 28 4 BHE/ADEN ALE 32 8 ARDY ...
Page 24
PQFP PIN ASSIGNMENTS—Am186™ER MICROCONTROLLER (Sorted by Pin Name) Pin Name No. Pin Name A0 40 AD5 A1 39 AD6 A2 37 AD7 A3 36 AD8 A4 35 AD9 A5 34 AD10 A6 33 AD11 A7 32 AD12 A8 31 AD13 ...
Page 25
... CLKOUTB 18 GND 19 A19 20 A18 A17 23 A16 24 A15 25 A14 26 A13 27 A12 28 A11 29 A10 30 A9 Notes: Pin 1 is marked for orientation. TM Am186 Am188ER Microcontroller TM ER and Am188 ER Microcontrollers Data Sheet 80 AD1 79 AD8 78 AD0 77 DRQ0 76 DRQ1 75 TMRIN0 74 TMROUT0 73 TMROUT1 72 TMRIN1 71 RES 70 GND 69 MCS3/RFSH 68 MCS2 67 V ...
Page 26
PQFP PIN ASSIGNMENTS—Am188™ER MICROCONTROLLER (Sorted by Pin Number) Pin No. Name Pin No. Name 1 SDEN1/PIO23 26 2 SDEN0/PIO22 27 3 SCLK/PIO20 28 4 RFSH2/ADEN ALE 32 8 ARDY ...
Page 27
PQFP PIN ASSIGNMENTS—Am188™ER MICROCONTROLLER (Sorted by Pin Name) Pin Name No. Pin Name A0 40 AD5 A1 39 AD6 A2 37 AD7 A3 36 ALE A4 35 AO8 A5 34 AO9 A6 33 AO10 A7 32 AO11 A8 31 AO12 ...
Page 28
LOGIC SYMBOL—Am186™ER MICROCONTROLLER Clocks 20 * Address and 16 Address/Data Buses * * Bus Control * * * * * Timer Control * * 32 shared Programmable ** I/O Control Notes: * These signals are the normal function of a ...
Page 29
LOGIC SYMBOL—Am188™ER MICROCONTROLLER Clocks * 20 8 Address and Address/Data Buses S1/IMDIS Bus Control * * * * * Timer Control * * 32 shared Programmable ** I/O Control Notes: * These signals are the normal function ...
Page 30
... On a pins (AD15–AD0 for the Am186ER microcontroller AO15–AO8 and AD7–AD0 for the Am188ER microcon- 3 troller) can also be used to load system configuration information into the internal reset configuration regis- ter. The system information is latched on the rising edge of RES. and t ...
Page 31
... This pin indicates to the system that an address ap- pears on the address and data bus (AD15–AD0 for the Am186ER microcontroller or AO15–AO8 and AD7–AD0 for the Am188ER microcontroller). The ad- dress is guaranteed valid on the trailing edge of ALE. This pin is three-stated during ONCE mode. ...
Page 32
... HLDA pin description Am186 The Am186ER and Am188ER microcontrollers’ HOLD latency time, the time between HOLD request and HOLD acknowledge function of the activity occur- ring in the processor when the HOLD request is re- ceived. A HOLD request is second only to DRAM or PSRAM refresh requests in priority of activity requests received by the processor ...
Page 33
INT2/INTA0/PIO31 Maskable Interrupt Request 2 (input, asynchronous) Interrupt Acknowledge 0 (output, synchronous) INT2—This pin indicates to the microcontroller that an interrupt request has occurred. If the INT2 pin is not masked, the microcontroller transfers program execu- tion to the location ...
Page 34
... PCS3–PCS0 are held High during a bus hold condition. They are also held High during reset. PCS4 is not available on the Am186ER and Am188ER microcontrollers. Unlike the UCS/LCS chip selects, the PCS outputs as- sert with the multiplexed AD address bus. Note also ...
Page 35
... I/O pins. Each PIO can be programmed with the following attributes: PIO func- tion (enabled/disabled), direction (input/output), and weak pullup or pulldown. On the Am186ER and Am188ER microcontrollers, the internal pullup resistor has a value of approximately 100 kohms. The internal pulldown resistor has a value of approximately 100 kohms. ...
Page 36
... S2–S0, RES, NMI, CLKOUTA, BHE, ALE, AD15–AD0, and A16–A0.) 2. These pins revert to normal operation if BHE/ADEN (Am186ER microcontroller) or RFSH2/ADEN (Am188ER microcontroller) is held Low during power-on reset. 3. When used as a PIO, input with pullup option available. 4. When used as a PIO, input with pulldown option available. ...
Page 37
... DMA-initiated bus cycle. During a bus hold or reset condition three-stated. TM Am186 CLKSEL1—The clocking mode of the Am186ER and Am188ER microcontrollers is controlled by UZI/ CLKSEL2/PIO26 and S6/CLKSEL1/PIO29. Both CLKSEL2 and CLKSEL1 are held High during power- on reset because of an internal pullup resistor. This is the default clocking mode—Times Four. If CLKSEL1 is ...
Page 38
... UZI/CLKSEL2 is three-stated during bus holds and ONCE mode. CLKSEL2—The clocking mode of the Am186ER and Am188ER microcontrollers is controlled by UZI/ CLKSEL2/PIO26 and S6/CLKSEL1/PIO29 during re- set. Both CLKSEL2 and CLKSEL1 are held High during power-on reset because of an internal pullup resistor. ...
Page 39
... This pin and the X1 pin provide connections for a fun- damental mode crystal used by the internal oscillator circuit. If providing an external clock source, connect the source to X1 and leave X2 unconnected. Unlike the rest of the pins on the Am186ER and Am188ER micro- controllers not 5-V tolerant and Am188 ER Microcontrollers Data Sheet ...
Page 40
... The Am186ER and Am188ER microcontrollers are backward compatible with the 80C186/80C188 and Am186/Am188 micro- controllers. A full description of the Am186ER and Am188ER mi- crocontrollers’ registers and instructions is included in the Am186ER and Am188ER Microcontrollers User’s Manual , order #21684. ...
Page 41
... Byte Write Enables The Am186ER microcontroller provides the WHB (Write High Byte) and WLB (Write Low Byte) signals which act as byte write enables. The Am188ER micro- controller provides the WB (Write Byte) signal which acts as a write enable. WHB is the logical AND of BHE and WR. WHB is Low when both BHE and WR are Low ...
Page 42
CLKOUTA A19–A0 AD15–AD0 (Read) AD15–AD0 (Write) LCS or UCS MCSx, PCSx Figure 4. Am186™ER Microcontroller Address Bus—Normal Operation CLKOUTA A19–A0 AD7–AD0 (Read) AD15–AD8 (Read) AD15–AD0 (Write) LCS or UCS Figure 5. Am186™ER Microcontroller—Address Bus Disable in Effect TM 42 Am186 ...
Page 43
Address Phase CLKOUTA A19–A0 AD7–AD0 Address (Read) AO15–AO8 (Read or Write) AD7–AD0 Address (Write) LCS or UCS MCSx, PCSx Figure 6. Am188™ER Microcontroller Address Bus—Normal Operation t Address Phase CLKOUTA A19–A0 AD7–AD0 (Read) AO15–AO8 AD7–AD0 (Write) LCS or ...
Page 44
... Phase-Locked Loop (PLL traditional 80C186/80C188 design, the internal clock frequency is half the frequency of the crystal. Because of the internal PLL on the Am186ER and Am188ER micro- controllers, the internal clock generated by both micro- controllers can operate four times the frequency of the crystal. The Am186ER and Am188ER microcon- trollers operate in the following modes: n Divide by Two— ...
Page 45
... Crystal-Driven Clock Source The internal oscillator circuit of the Am186ER and Am188ER microcontrollers is designed to function with a parallel-resonant fundamental mode crystal. Be- cause of the PLL, the crystal frequency can be twice, equal to, or one quarter of the processor frequency. Do not replace a crystal with equivalent. See Figure 8 for a diagram of oscillator configurations. ...
Page 46
... Serial Port Status Register Serial Port Control Register TM ER and Am188 ER Microcontrollers Data Sheet Note: Gaps in offset addresses indicate reserved registers. No access should be made to reserved registers. Changed from original Am186 microcontroller * w Changed from Am186EM and Am188EM microcontrollers ** New to the Am186ER and Am188ER microcontrollers ...
Page 47
Offset Register Name (Hexadecimal) w PIO Data 1 Register 7A PIO Direction 1 Register 78 PIO Mode 1 Register 76 PIO Data 0 Register 74 PIO Direction 0 Register 72 PIO Mode 0 Register 70 w Timer 2 Mode/Control Register ...
Page 48
... Processor initialization or startup is accomplished by driving the RES input pin Low. RES must be held Low for 1 ms during power-up to ensure proper device ini- tialization. RES forces the Am186ER and Am188ER microcontrollers to terminate all execution and local bus activity. No instruction or bus activity occurs as long ...
Page 49
... Ready and Wait-State Programming The Am186ER and Am188ER microcontrollers can be programmed to sense a ready signal for each of the ex- ternal peripheral or memory chip-select lines. The ex- ternal ready signal can be either the ARDY or SRDY signal as shown in Figure 11 ...
Page 50
... Memory Maps There are several possible ways to configure the ad- dress space of the Am186ER and Am188ER microcon- 1 Mbyte External Flash External Flash (UCS) 512 Kbytes External RAM 32 Kbytes Internal RAM Internal RAM 0 Kbyte 512 Kbytes Flash 256 Kbytes Flash Internal RAM External RAM ...
Page 51
... LCS pin has tradition- ally been used to control data memory. The LCS pin is not active on reset. The Am186ER and Am188ER mi- crocontrollers also allow the IMCS Register and inter- nal memory to be programmed to address 0. This would allow the internal memory to be used for the in- terrupt vector table and data memory ...
Page 52
... The Am186ER and Am188ER microcontrollers provide six chip selects, PCS6–PCS5 and PCS3–PCS0, for use within a user-locatable memory or I/O block. PCS4 is not available on the Am186ER and Am188ER micro- controllers. The base address of the memory block can be located anywhere within the 1-Mbyte memory ad- ...
Page 53
... Am186ER and Am188ER microcontrollers. Use of the WDT is recommended for applications requir- ing this reset functionality. To maintain compatibility with previous versions of the Am186ER and Am188ER mi- crocontrollers, Timer 1 can be configured as a watchdog timer and can generate a maskable watchdog timer in- terrupt. The maskable watchdog timer interrupt provides a mechanism for detecting software crashes or hangs ...
Page 54
... DIRECT MEMORY ACCESS Direct memory access (DMA) permits transfer of data between memory and peripherals without CPU involve- ment. The DMA unit in the Am186ER and Am188ER microcontrollers, shown in Figure 13, provides two high-speed DMA channels. Data transfers can occur between memory and I/O spaces (e.g., memory to I/O) or within the same space (e ...
Page 55
... All registers can be modified during any DMA ac- tivity. Any changes made to the DMA registers are reflected immediately in DMA operation. The Am188ER microcontroller’s maximum DMA trans- fer rates are half that of those listed in Table 9 for the Am186ER microcontroller. Table 9. Am186ER Microcontroller Maximum DMA ...
Page 56
... Mbit/s. Unlike the asynchronous serial port, the SSI operates in a master/slave configuration. The Am186ER and Am188ER microcontrollers are the master ports. The SSI interface provides four pins for communicating with system components: two enables (SDEN0 and SDEN1), a clock (SCLK), and a data pin (SDATA). Five ...
Page 57
... SCLK is derived from the internal processor clock and is the processor clock divided 16. PROGRAMMABLE I/O (PIO) PINS There are 32 pins on the Am186ER and Am188ER mi- crocontrollers that are available as multipurpose sig- nals. Table 3 and Table 4 on page 36 list the PIO pins. Each of these pins can be used as a user-programma- ble input or output signal if the normal shared function is not needed ...
Page 58
PB=0 PB=1 PB=0 DR/DT=0 DR/DT=0 DR/DT=1 SDEN1 or SDEN0 SCLK SDATA Poll SSS for PB=0 Write to SSD Write to SSC, bit DE=1 Figure 14. Synchronous Serial Interface Multiple Write PB=0 PB=0 PB=1 DR/DT=1 DR/DT=0 DR/DT=0 SDEN1 or SDEN0 SCLK ...
Page 59
... Input/Output Circuitry To accommodate current 5-V systems, the Am186ER and Am188ER microcontrollers have 5-V tolerant I/O drivers. The drivers produce TTL-compatible drive out- put (minimum 2.4-V logic High) and receive TTL and CMOS levels ( ...
Page 60
... Industrial ( MHz ............................. 3 2.6 V Where Notes: Operating Ranges define those limits between which the functionality of the device is guaranteed. * Industrial versions of Am186ER and Am188ER microcon- trollers are available in 25- and 33-MHz operating frequen- cies only. Notes –1 Note 8 Note 1 Note 2 Note 3 Note 4 ...
Page 61
... TM ER and Am188 ER Microcontrollers Data Sheet ) for the Am186ER and Am188ER ...
Page 62
... Typical Ambient Temperatures The typical ambient temperature specifications are based on the following assumptions and calculations: The commercial operating range of the Am186ER and Am188ER microcontrollers is a case temperature 100 degrees Centigrade measured at the top C center of the package. An increase in the ambient temperature causes a proportional increase in T The 50-MHz microcontroller is specified as 3 ...
Page 63
Table 13 shows typical maximum ambient temperatures in degrees Centigrade for a PQFP package used with a 2-layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 18 illustrates the typical temperatures in Table ...
Page 64
Table 14 shows typical maximum ambient temperatures in degrees Centigrade for a TQFP package used with a 2-layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 19 illustrates the typical temperatures in Table ...
Page 65
Table 15 shows typical maximum ambient temperatures in degrees Centigrade for a PQFP package used with a 4-layer to 6-layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 20 illustrates the typical temperatures ...
Page 66
Table 16 shows typical maximum ambient temperatures in degrees Centigrade for a TQFP package used with a 4-layer to 6-layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 21 illustrates the typical temperatures ...
Page 67
COMMERCIAL AND INDUSTRIAL SWITCHING CHARACTERISTICS AND WAVEFORMS In the switching waveforms that follow, several abbreviations are used to indicate the specific periods of a bus cycle. These periods are referred to as time states. A typical bus cycle is composed ...
Page 68
Alphabetical Key to Switching Parameter Symbols Parameter Symbol No. Description t 49 ARDY Resolution Transition Setup Time ARYCH t 51 ARDY Inactive Holding Time ARYCHL t 52 ARDY Setup Time ARYLCL Address Valid to WHB, WLB Low ...
Page 69
Numerical Key to Switching Parameter Symbols Parameter Number Symbol Description 1 t Data in Setup DVCL 2 t Data in Hold CLDX 3 t Status Active Delay CHSV 4 t Status Inactive Delay CLSH Address Valid Delay ...
Page 70
Switching Characteristics over Commercial and Industrial Operating Ranges Read Cycle (25 MHz and 33 MHz) Parameter No. Symbol Description General Timing Requirements 1 t Data in Setup DVCL ( Data in Hold CLDX General Timing Responses 3 t ...
Page 71
Switching Characteristics over Commercial and Industrial Operating Ranges Read Cycle (40 MHz and 50 MHz) Parameter No. Symbol Description General Timing Requirements 1 t Data in Setup DVCL ( Data in Hold CLDX General Timing Responses 3 t ...
Page 72
... S6 S6 AD15–AD0*, AD7–AD0** AO15–AO8 ALE RD 5 BHE* 67 LCS, UCS 16 MCS1–MCS0, PCS6–PCS5, PCS3–PCS0 DEN 19 DT/R 22 S2–S0 3 UZI Notes: * Am186ER microcontroller only ** Am188ER microcontroller only TM 72 Am186 Address 14 7 Address Address BHE Status and Am188 ER Microcontrollers Data Sheet ...
Page 73
Switching Characteristics over Commercial and Industrial Operating Ranges Write Cycle (25 MHz and 33 MHz) Parameter No. Symbol Description General Timing Responses 3 t Status Active Delay CHSV 4 t Status Inactive Delay CLSH Address Valid Delay ...
Page 74
Switching Characteristics over Commercial and Industrial Operating Ranges Write Cycle (40 MHz and 50 MHz) Parameter No. Symbol Description General Timing Responses 3 t Status Active Delay CHSV 4 t Status Inactive Delay CLSH Address Valid Delay ...
Page 75
... AD7–AD0** AO15–AO8 ALE WR 20 WHB*, WLB WB 5 BHE* 67 LCS, UCS 16 MCS3–MCS0, PCS6–PCS5, PCS3–PCS0 DEN DT/R S2–S0 3 UZI Notes: * Am186ER microcontroller only ** Am188ER microcontroller only TM Am186 Address 14 7 Address Address BHE Status and Am188 ER Microcontrollers Data Sheet t ...
Page 76
Switching Characteristics over Commercial and Industrial Operating Ranges Internal RAM Show Read Cycle (25 MHz and 33 MHz) Parameter No. Symbol Description General Timing Responses Address Valid Delay CLAV t 7 Data Valid Delay CLDV t 9 ...
Page 77
Internal RAM Show Read Cycle Waveform CLKOUTA A19–A0 AD15–AD0 5 ALE RD LCS, UCS MCS3–MCS0, PCS6–PCS5, PCS3–PCS0 TM Am186 Address Address and Am188 ER Microcontrollers Data Sheet ...
Page 78
Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Read Cycle (25 MHz and 33 MHz) Parameter No. Symbol Description General Timing Requirements t 1 Data in Setup DVCL ( Data in Hold CLDX General Timing Responses t ...
Page 79
Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Read Cycle (40 MHz and 50 MHz) Parameter No. Symbol Description General Timing Requirements t 1 Data in Setup DVCL ( Data in Hold CLDX General Timing Responses t ...
Page 80
... PSRAM Read Cycle Waveforms CLKOUTA A19– AD15–AD0*, AD7–AD0** AO15–AO8 ALE RD 27 LCS 80 84 Notes: * Am186ER microcontroller only ** Am188ER microcontroller only TM 80 Am186 Address 7 Address Address and Am188 ER Microcontrollers Data Sheet Data Address ...
Page 81
Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Write Cycle (25 MHz and 33 MHz) Parameter No. Symbol Description General Timing Responses Address Valid Delay CLAV t 7 Data Valid Delay CLDV t 8 Status Hold ...
Page 82
Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Write Cycle (40 MHz and 50 MHz) Parameter No. Symbol Description General Timing Responses Address Valid Delay CLAV t 7 Data Valid Delay CLDV t 8 Status Hold ...
Page 83
... PSRAM Write Cycle Waveforms CLKOUTA A19– AD15–AD0*, Data AD7–AD0** AO15–AO8 ALE WHB*, WLB* WB** 87 LCS 80 84 Notes: * Am186ER microcontroller only ** Am188ER microcontroller only TM Am186 Address 7 Address Address and Am188 ER Microcontrollers Data Sheet Data ...
Page 84
Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Refresh Cycle (25 MHz and 33 MHz) Parameter No. Symbol Description General Timing Responses t 9 ALE Active Delay CHLH t 10 ALE Width LHLL t 11 ALE Inactive Delay CHLL ...
Page 85
Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Refresh Cycle (40 MHz and 50 MHz) Parameter No. Symbol Description General Timing Responses t 9 ALE Active Delay CHLH t 10 ALE Width LHLL t 11 ALE Inactive Delay CHLL ...
Page 86
PSRAM Refresh Cycle Waveforms CLKOUTA A19– ALE LCS RFSH 86 Note: * The period t is fixed at three wait states for PSRAM auto refresh only Am186 ...
Page 87
Switching Characteristics over Commercial and Industrial Operating Ranges Interrupt Acknowledge Cycle (25 MHz and 33 MHz) Parameter No. Symbol Description General Timing Requirements t 1 Data in Setup DVCL t 2 Data in Hold CLDX General Timing Responses t 3 ...
Page 88
Switching Characteristics over Commercial Operating Ranges Interrupt Acknowledge Cycle (40 MHz and 50 MHz) Parameter No. Symbol Description General Timing Requirements t 1 Data in Setup DVCL t 2 Data in Hold CLDX General Timing Responses t 3 Status Active ...
Page 89
... DT/R S2–S0 Notes: * Am186ER microcontroller only ** Am188ER microcontroller only a The status bits become inactive in the state preceding t b The data hold time lasts only until the interrupt acknowledge signal deasserts, even if the interrupt acknowledge transition occurs prior to t (min). CLDX c This parameter applies to an interrupt acknowledge cycle that follows a write cycle. ...
Page 90
Switching Characteristics over Commercial and Industrial Operating Ranges Software Halt Cycle (25 MHz and 33 MHz) Parameter No. Symbol Description General Timing Responses t 3 Status Active Delay CHSV t 4 Status Inactive Delay CLSH Address Invalid ...
Page 91
... Software Halt Cycle Waveforms CLKOUTA 68 A19–A0 5 S6, AD15–AD0*, AD7–AD0**, AO15-AO8** ALE 9 DEN 19 DT/R S2–S0 3 Notes: * Am186ER microcontroller only ** Am188ER microcontroller only TM Am186 Invalid Address Status TM ER and Am188 ER Microcontrollers Data Sheet Invalid Address 91 ...
Page 92
Switching Characteristics over Commercial and Industrial Operating Ranges Clock (25 MHz) Parameter No. Symbol Description CLKIN Requirements for Times One Mode ( Period CKIN Low Time (1.5 V) CLCK High Time ...
Page 93
Switching Characteristics over Commercial and Industrial Operating Ranges Clock (33 MHz) Parameter No. Symbol Description CLKIN Requirements for Times Four Mode ( Period CKIN Low Time (1.5 V) CLCK High Time ...
Page 94
Switching Characteristics over Commercial and Industrial Operating Ranges Clock (40 MHz and 50 MHz) Parameter No. Symbol Description CLKIN Requirements for Times Four Mode ( Period CKIN Low Time (1.5 V) CLCK t 38 ...
Page 95
Clock Waveforms—Active Mode CLKOUTA (Divide by one) CLKOUTB Clock Waveforms—Power-Save Mode X2 X1 CLKOUTA (Divide by four) CLKOUTB * CLKOUTB ** Notes: * The CLKOUTB Output Frequency (CBF) bit in the Power Save Control Register (PDCON) is ...
Page 96
Switching Characteristics over Commercial and Industrial Operating Ranges Ready and Peripheral Timing (25 MHz and 33 MHz) Parameter No. Symbol Description Ready and Peripheral Timing Requirements t 47 SRDY Transition Setup Time SRYCL t 48 SRDY Transition Hold Time CLSRY ...
Page 97
Synchronous Ready Waveforms Case 1 Case 2 Case 3 Case 4 Case 5 CLKOUTA SRDY (Normally Not- Ready System) SRDY (Normally Ready System) Notes: 1. Normally not-ready system. 2. Normally ready system. Asynchronous Ready Waveforms Case 1 Case 2 Case ...
Page 98
Peripheral Waveforms CLKOUTA INT4–INT0, NMI, TMRIN1–TMRIN0 DRQ1–DRQ0 TMROUT1– TMROUT0 TM 98 Am186 and Am188 ER Microcontrollers Data Sheet 55 ...
Page 99
Switching Characteristics over Commercial and Industrial Operating Ranges Reset and Bus Hold (25 MHz and 33 MHz) Parameter No. Symbol Description Reset and Bus Hold Timing Requirements Address Valid Delay CLAV Address Float Delay ...
Page 100
Reset Waveforms X1 RES CLKOUTA Note: RES must be held Low for 1 ms during power-up to ensure proper device initialization. Activating the PLL will require achieve a stable clock. Signals Related to Reset Waveforms RES CLKOUTA ...
Page 101
Bus Hold Waveforms—Entering CLKOUTA 58 HOLD HLDA AD15–AD0, DEN A19–A0, S6, RD, WR, BHE, DT/R, S2-S0 WHB, WLB Bus Hold Waveforms—Leaving Case 1 Case 2 CLKOUTA HOLD HLDA AD15–AD0, DEN A19–A0, S6, RD, WR, BHE, DT/R, S2–S0 WHB, WLB TM ...
Page 102
Switching Characteristics over Commercial and Industrial Operating Ranges Synchronous Serial Interface (SSI) (25 MHz and 33 MHz) Parameter No. Symbol Description Synchronous Serial Port Timing Requirements t 75 Data Valid to SCLK High DVSH t 77 SCLK High to SPI ...
Page 103
Synchronous Serial Interface (SSI) Waveforms CLKOUTA SDEN1 or SDEN0 SCLK SDATA (RX) SDATA (TX) Note: SDATA is bidirectional and used for either transmit (TX) or receive (RX). Timing is shown separately for each case. TM Am186 ...
Page 104
TQFP PHYSICAL DIMENSIONS PQL 100, Trimmed and Formed Thin Quad Flat Pack 100 1 1.35 1.45 0.17 0.27 1.00 REF. Notes: 1. All measurements are in millimeters, unless otherwise noted. 2. Not to scale; for reference only. TM 104 Am186 ...
Page 105
PQFP PHYSICAL DIMENSIONS PQR 100, Trimmed and Formed Plastic Quad Flat Pack Pin 100 12.35 REF Pin 1 I.D. Pin 30 2.70 2.90 0.25 MIN Notes: 1. All measurements are in millimeters, unless otherwise noted. 2. Not to scale; for ...
Page 106
TM 106 Am186 TM ER and Am188 ER Microcontrollers Data Sheet ...
Page 107
... TQFP with two-layer board, 64 AO15–AO8, 30 application considerations, 14 ARDY, 31 asynchronous ready waveforms, 97 asynchronous serial port BHE/ADEN, 31 block diagram Am186ER, 2 Am188ER, 3 bus cycle encoding, 37 bus hold waveforms entering, 101 leaving, 101 bus interface unit, 41 bus operation, 41 byte write enables, 41 Am186™CC Communications Controller Data Sheet C ...
Page 108
D DC characteristics, 60 demonstration board products, 13 DEN/PIO5, 31 description, 1 functional, 40 direct memory access, 54 DMA Am186ER maximum transfer rates, 55 asynchronous serial port transfers, 55 channel control registers, 55–56 operation, 55 priority, 55–56 transfers through serial ...
Page 109
... RES, 35 RFSH2/ADEN, 35 RXD/PIO28, 35 S0/SREN, 37 S1/IMDIS, 37 S2, 35 S6/CLKSEL1/PIO29, 37 SCLK/PIO20, 37 SDATA/PIO21, 37 SDEN0/PIO22, 37 SDEN1/PIO23, 37 SRDY/PIO6, 38 TMRIN0/PIO11, 38 TMRIN1/PIO0, 38 TMROUT0/PIO10, 38 TMROUT1/PIO1, 38 TXD/PIO27, 38 UCS/ONCE1, 38 used by emulators, 30 UZI/CLKSEL2/PIO26, 38 VCC (Am188ER microcontroller only), 39 WHB, 39 WLB (Am186ER microcontroller only), 39 WR, 39 X1, 39 X2, 39 PIO31–PIO0, 35 plastic quad flat pack, 105 Index-3 ...
Page 110
... PLL, 44 power consumption calculation, 62 power savings, 59 power-save mode clock waveforms, 95 power-save operation, 48 PQFP connection diagram and pinouts Am186ER, 22 Am188ER, 25 PQFP physical dimensions, 105 PQFP pin assignments Am186ER sorted by pin name, 24 sorted by pin number, 23 Am188ER sorted by pin name, 27 sorted by pin number, 26 programmable I/O (PIO) pins, 57 ...
Page 111
... SSI, 103 synchronous ready, 97 synchronous serial interface, 103 write cycle (Am188ER microcontroller only), 39 WHB, 39 WLB (Am186ER microcontroller only), 39 world wide web support, 13 WR, 39 write cycle waveforms, 75 www home page, 13 support, 13 ...
Page 112
... Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. Disclaimer The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to speci- fications and product descriptions at any time without notice ...