IDT72V221 Integrated Device Technology, Inc., IDT72V221 Datasheet
IDT72V221
Specifications of IDT72V221
Available stocks
Related parts for IDT72V221
IDT72V221 Summary of contents
Page 1
... IDT72V201 512 x 9-bit organization IDT72V211 1,024 x 9-bit organization IDT72V221 2,048 x 9-bit organization IDT72V231 4,096 x 9-bit organization IDT72V241 8,192 x 9-bit organization IDT72V251 10 ns read/write cycle time 5V input tolerant Read and Write clocks can be independent Dual-Ported zero fall-through time architecture ...
Page 2
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO™ 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9 INDEX PAF 3 ...
Page 3
... Input High Voltage 2.0 — Commercial/Industrial Input Low Voltage -0.5 — Commercial/Industrial Operating Temperature 0 — Commercial Operating Temperature -40 — Industrial = - +85 C) IDT72V201 IDT72V211 IDT72V221 IDT72V231 IDT72V241 IDT72V251 Commercial and Industrial ( 10, 15 CLK Typ. Max. — 1 — 10 — — — 0.4 — ...
Page 4
... D.U.T. GND to 3.0V 3ns 1.5V 1.5V See Figure 1 4 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES (2) Com'l & Ind'l Commercial IDT72V201L15 IDT72V201L20 IDT72V211L15 IDT72V211L20 IDT72V221L15 IDT72V221L20 IDT72V231L15 IDT72V231L20 IDT72V241L15 IDT72V241L20 IDT72V251L15 IDT72V251L20 Max. Min. Max. 66.7 — — 20 — 6 — 8 — ...
Page 5
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO™ 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9 DATA IN (D0 - D8) Data inputs for 9-bit wide data. RESET (RS) Reset is accomplished whenever ...
Page 6
... Full Offset (LSB) Default Value 007H (MSB) 0000 Figure 3. Offset Register Location and Default Values 6 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT72V221 - 1,024 x 9-BIT Empty Offset (LSB) Reg. Default Value 007H (MSB Full Offset (LSB) Reg. Default Value 007H 8 0 ...
Page 7
... If no reads are performed after Reset (RS), the Full Flag (FF) will go LOW after 256 writes for the IDT72V201, 512 writes for the IDT72V211, 1,024 writes for the IDT72V221, 2,048 writes for the IDT72V231, 4,096 writes for the IDT72V241 and 8,192 writes for the IDT72V251. ...
Page 8
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO™ 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 REN1, REN2 WEN1 (1) WEN2/LD EF, PAE FF, PAF NOTES: 1. ...
Page 9
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO™ 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9 RCLK t t ENS ENH REN1, REN2 OLZ OE WCLK ...
Page 10
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO™ 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 WRITE WCLK t SKEW1 WEN1 WEN2 (If Applicable) RCLK t ...
Page 11
... NOTES PAF offset. 2. 256 - m words in FIFO for IDT72V201, 512 - m words for IDT72V211, 1,024 - m words for IDT72V221, 2,048 - m words for IDT72V231, 4,096 - m words for IDT72V241, 8,192 - m words for IDT72V251. is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and 3 ...
Page 12
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO™ 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 CLK t t CLKH CLKL WCLK t ENS LD t ENS WEN1 ...
Page 13
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO™ 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9 SINGLE DEVICE CONFIGURATION A single IDT72V201/72V211/72V221/72V231/72V241/72V251 may be used when the application requirements are for 256/512/1,024/2,048/4,096/ 8,192 ...
Page 14
IDT XXXXX X XX Device Type Power Speed NOTE: 1. Industrial temperature range product for the 15ns is available as a standard device. All other speed grades are available by special order. 01/11/2002 pg. 3. 02/01/2002 pg. 3. CORPORATE HEADQUARTERS ...