HEF4516BD Philips Semiconductors, HEF4516BD Datasheet
HEF4516BD
Related parts for HEF4516BD
HEF4516BD Summary of contents
Page 1
DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4516B MSI Binary up/down counter Product specification File under Integrated Circuits, IC04 ...
Page 2
... P ), four LOW when O When counting down LOW when O CE are LOW. A HIGH on MR resets the counter ( LOW) independent of all other input conditions. 3 HEF4516BP(N): HEF4516BD(F): HEF4516BT(D Package Designator North America 2 Product specification HEF4516B loaded into the counter while and O are HIGH and CE is LOW. ...
Page 3
... Philips Semiconductors Binary up/down counter January 1995 Fig.3 Logic diagram (continued in Fig.4). 3 Product specification HEF4516B MSI ...
Page 4
... Philips Semiconductors Binary up/down counter January 1995 Fig.4 Logic diagram (continued from Fig.3). 4 Product specification HEF4516B MSI ...
Page 5
... Philips Semiconductors Binary up/down counter FUNCTION TABLE MR PL UP/ Notes HIGH state (the more positive voltage LOW state (the less positive voltage state is immaterial = positive-going transition Logic equation for terminal count UP/ CHARACTERISTICS input transition times SS amb V Dynamic power dissipation per 10 package (P) 15 ...
Page 6
... Philips Semiconductors Binary up/down counter AC CHARACTERISTICS pF; input transition times SS amb L V Propagation delays HIGH to LOW 10 15 LOW to HIGH HIGH to LOW 10 15 LOW to HIGH HIGH to LOW 10 15 LOW to HIGH HIGH to LOW 10 15 LOW to HIGH HIGH to LOW 10 15 LOW to HIGH HIGH to LOW 10 15 ...
Page 7
... Philips Semiconductors Binary up/down counter AC CHARACTERISTICS pF; input transition times SS amb L V Output transition times HIGH to LOW 10 15 LOW to HIGH 10 15 January 1995 SYMBOL MIN. TYP THL 5 t TLH 7 MAX. EXTRAPOLATION 60 120 120 Product specification HEF4516B MSI TYPICAL FORMULA (1,0 ns/pF) C ...
Page 8
... Philips Semiconductors Binary up/down counter V Minimum clock pulse width; LOW 10 15 Minimum PL pulse width; HIGH 10 15 Minimum MR pulse width; HIGH 10 15 Recovery time for Recovery time for Set-up times UP/ Hold times UP/ Maximum clock pulse frequency 10 15 January 1995 DD V SYMBOL MIN. ...
Page 9
... Philips Semiconductors Binary up/down counter Fig.6 Waveforms showing minimum pulse width for CP, set-up and hold times for and UP/DN to CP. Fig.7 Waveforms showing minimum pulse width for PL and MR, recovery time for PL and MR and set-up and hold times for P to PL. n January 1995 9 Product specifi ...
Page 10
Acrobat reader. white to force landscape pages to be ... Fig.8 Timing diagram. ...