MC54HC161AJ Motorola, MC54HC161AJ Datasheet
MC54HC161AJ
Related parts for MC54HC161AJ
MC54HC161AJ Summary of contents
Page 1
... Inputs Clock Reset* Load Enable High Level Low Level Don’t Care * = HCT163A only. HCT161A is an “Asynchronous–Reset” device. 10/95 Motorola, Inc. 1995 MC54/74HCT161A MC54/74HCT163A BCD or Binary Device 12 Outputs Q 2 HCT161A HCT163A 15 Ripple Carry Out Pinout: 16–Lead Package (Top View) ...
Page 2
... Additional Quiescent Supply Additional Quiescent Supply Current Current NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D). MOTOROLA Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î ...
Page 3
... Ripple Carry Out of each stage is tied to the Clock of the next stage (nonsynchronously clocked), the f max in the table above is applicable. See Applications information in this data sheet. NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High– Speed CMOS Data Book (DL129/D). ...
Page 4
... Ripple Carry Out remains high only during the maximum count state. The logic equation for this output is: Ripple Carry Out = Enable MOTOROLA FUNCTION DESCRIPTION CONTROL FUNCTIONS Resetting A low level on the Reset pin (pin 1) resets the internal flip– ...
Page 5
... GND TEST POINT OUTPUT DEVICE UNDER TEST *Includes all probe and jig capacitance Figure 7. Test Circuit 3.0V 1.3V GND 1.3V t rec 3.0V 1.3V GND Figure 2. 3.0V 1.3V GND t h 3.0V 1.3V GND Valid 3.0V 1.3V GND 3.0V 1.3V GND Figure 6. MOTOROLA ...
Page 6
... MC54/74HCT161A MC54/74HCT163A Enable P 10 Enable T 1 Reset 9 Load 2 Clock Figure 8. 4–Bit Binary Counter with Asynchronous Reset (MC54/74HCT161A) MOTOROLA Load Load Load Load Load Load Load Load P3 The flip–flops shown in the circuit diagrams are Toggle– Enable flip–flops. A Toggle–Enable flip–flop is a combina- R tion flip– ...
Page 7
... Reset (HCT163A) Load P0 P1 Preset Data Inputs P2 P3 Clock (HCT161A) Clock (HCT163A) Enable P Count Enables Enable Outputs Q2 Q3 Ripple Carry Out Reset High–Speed CMOS Logic Data DL129 — Rev 6 MC54/74HCT161A MC54/74HCT163A (Asynchronous) (Synchronous Count Load Figure 9. Timing Diagram 7 Inhibit MOTOROLA ...
Page 8
... MC54/74HCT161A MC54/74HCT163A Enable P 10 Enable T 1 Reset 9 Load 2 Clock Figure 10. 4–Bit Binary Counter with Synchronous Reset (MC54/74HCT163A) MOTOROLA Load Load Load Load Load Load Load Load P3 The flip–flops shown in the circuit diagrams are Toggle– Enable flip–flops. A Toggle–Enable flip–flop is a combina- R tion flip– ...
Page 9
... Inputs Load Enable P Ripple Enable T Carry Out Clock Reset Outputs Figure 12. Nibble Ripple Counter 9 Inputs Load Enable P Ripple To More Enable T Carry Significant Out Stages Clock Reset Outputs Inputs Load Enable P Ripple To More Enable T Carry Significant Out Stages Clock Reset Outputs MOTOROLA ...
Page 10
... Optional Buffer Q1 for Noise Rejection Q2 Q3 Reset Figure 13. Modulo–5 Counter The HCT163A facilitates designing counters of any modulus with minimal external logic. The output is glitch– free due to the synchronous Reset. MOTOROLA HCT163A Other Inputs Output Reset Figure 14. Modulo–11 Counter 10 Q0 ...
Page 11
... B 3.80 4.00 0.150 0.157 C 1.35 1.75 0.054 0.068 D 0.35 0.49 0.014 0.019 F 0.40 1.25 0.016 0.049 1.27 BSC 0.050 BSC G J 0.19 0.25 0.008 0.009 K 0.10 0.25 0.004 0.009 0.229 0.244 P 5.80 6.20 R 0.25 0.50 0.010 0.019 MOTOROLA ...
Page 12
... Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All operating parameters, including “ ...