U4062B TEMIC Semiconductors, U4062B Datasheet

no-image

U4062B

Manufacturer Part Number
U4062B
Description
Manufacturer
TEMIC Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
U4062B
Manufacturer:
TEMIC
Quantity:
55
Part Number:
U4062B
Quantity:
72
Rev. A1, 07-Dec-98
HF Front End for Car Radios and HiFi Receivers
Description
Technology: Bipolar
Features
D
D
D
D
Block Diagram
Ordering Information
Completely integrated FM front end increases quality
level and reliability
High performance due to three AGC loops allow
extreme large signal handling
Fulfils FTZ rules
Double-balanced high linear mixer with low-noise
figure
Extended Type Number
U4062B-B
10
9
8
16 14
4
7
2
Figure 1. Block diagram
Package
DIP18
11
13 12
5
D
D
D
Oscillator with low phase noise and excellent
frequency stability
IF preamplifier with dB-linear gain control
Low noise and high stability of the reference voltage
circuit for internal and auxiliary functions
6
15
3
1
18
17
Remarks
U4062B
1 (21)

Related parts for U4062B

U4062B Summary of contents

Page 1

... Extended Type Number U4062B-B Rev. A1, 07-Dec-98 D Oscillator with low phase noise and excellent frequency stability D IF preamplifier with dB-linear gain control D Low noise and high stability of the reference voltage circuit for internal and auxiliary functions Figure 1. Block diagram Package DIP18 U4062B Remarks 1 (21) ...

Page 2

... U4062B Pin Description Osc 1 out out 4 GND MIX Ref 14928 Figure 2. Pinning DIP18 Absolute Maximum Ratings Reference point ground, Pins 4 and 11 Parameters Supply voltage Pins 2, 12 and 13 Power dissipation amb Junction temperature Storage temperature range Ambient temperature range Thermal Resistance Parameters ...

Page 3

... Pin 17 V Osc17 Osc Osc noise D f noise D f noise D f Osc iRF = 106 Pin Pin 200 mV G buffer /V Pin 1 Osc17 Pin U4062B Min. Typ. Max. Unit 11 5.7 V 0. dBm A 3 3.2 V 2.5 V 100 130 mV 1.3 kHz/V 2 kHz 10.5 Hz 4.2 Hz ...

Page 4

... U4062B Electrical Characteristics (continued 50.3 MHz, f 100 MHz iRF Osc unless otherwise specified, see test circuit figure 4. amb Parameters Test Conditions / Pins W W Mixer (R = 200 , R = 200 g5 L12–13 Conversion power gain Third order intercept Parallel input resistance f = 100 MHz Parallel input capacitance ...

Page 5

... V Pin 14 – Pin max I diode = 0. Pin 7 V RF7 Pin IF13 = 1 V Pin 14 V 14min Pin 16 V 16min Pin – (T) amb 6 when and 6 U4062B Min. Typ. Max. Unit 1.0 V 0.08 0 0.01 0 450 mV 300 mV 0.9 V 1.4 V 1.6 1 (21) ...

Page 6

... U4062B Test Circuit RF Preamplifier 6 (21) Figure 3. Test circuit Figure 4. Test circuit Rev. A1, 07-Dec-98 ...

Page 7

... 10410 S Figure 17.5 15 12.5 10 7 10411 S Figure 10 10412 S Figure Rev. A1, 07-Dec-98 12 11.5 11 10 –40 –20 95 10413 Figure 3.5 3 2 10414 Figure U4062B 100 vs 100 7.5 10 12 (21) ...

Page 8

... U4062B Oscillator/ Oscillator Output Buffer Figure 10. Test circuit – free running oscillator frequency =100MHz osc –5 – 10415 S D Figure 11. f vs. V Osc =100MHz osc –10 –20 –40 – 10416 j D Figure 12. f vs. T Osc j 8 (21) Osc 104 103 102 101 ...

Page 9

... Oscillator frequency immunity against amplitude modulated signal at mixer input (Pin 5–6) related to FM standard modulation log [75 kHz OSC iRF v = mixer input signal (f = 89.3 MHz 0.8, f iRF iRF Rev. A1, 07-Dec-98 100 120 10420 Figure 16. a Figure 17. Test circuit / (dB (dB) oIF iRF L1 L2 (dB) – G (nominal whereas = 1 kHz) M U4062B 90 95 100 105 110 115 iRF vs iRF 9 (21) ...

Page 10

... U4062B 10421 S Figure 18 vs 7 10422 S Figure 19 7.5 7 6.5 6 –40 – 10423 i Figure 20 (21 –10 –20 –30 –40 – 10424 Figure 21 10425 Figure 22. G 130 120 110 100 100 10426 Figure 23 120 90 100 110 m V Pin OSC vs Osc Pin 17 ...

Page 11

... 10427 S Figure 24. C vs. V 12–13 S Figure 26. Test circuit for single sideband noise (F Rev. A1, 07-Dec- 0.1 95 10428 F = Noise figure reading /dB-I CSSB I = Insertion loss of the tuned transformer network L CSSB U4062B 1.0 0.2 0 Figure 25. / (21) ...

Page 12

... U4062B AGC Circuit Insertion loss of the RF transformers ( (dB V) – I (dB)+ 6 RF7 IRF ( (dB V) – I (dB) IF13 = iIF L2 1.0 V =1.7V 14 0.8 0.6 V IF13 0.4 0.2 0 100 104 108 112 10429 RF7 IF13 Figure 28 RF7 12 (21) Figure 27. Test circuit 1.0 V =15V S 1.2V ...

Page 13

... V ( (dB V) – I (dB iIF15 iIF ( (dB V) – I (dB oIF3 oIF L2 Rev. A1, 07-Dec-98 1.0 0.8 0.6 0.4 0.2 0 1.5 1.3 –0 10432 Figure 31. V (dB (dB Figure 32. Test circuit U4062B V =7V 15V 10V S 1.2 0.2 0.4 0.6 0.8 1 vs. – (21) ...

Page 14

... U4062B =1. 1. 10433 S Figure 33 =1. 1.6V 25 1.5V 20 1.4V 15 1.3V 1.2V 10 1.1V 5 –40 – 10434 j Figure 34 –10 0 0.5 1.0 1 10435 15 Figure 35. G vs. V15 IF 14 (21) 120 110 V =1.8V 15 100 10436 Figure 36 22.5 20 17.5 15 12.5 10 100 10437 Figure 37. F 2.0 0.6V 120 ...

Page 15

... S Figure 39 –10 –20 –30 – 10439 S D Figure 40 Rev. A1, 07-Dec-98 10 7.5 5 2.5 0 –2.5 –5 –7.5 – – 10440 Figure 41. 2.0 1.9 1.8 1.7 1.6 1.5 1.4 1.3 1 – 10441 Figure 42. V U4062B 10V V =18V S 7V 100 vs vs (21) ...

Page 16

... U4062B Application Circuit Typical Application circuit for high performance FM front end using non-repetitive alignment concept Figure 43. 16 (21) Rev. A1, 07-Dec-98 ...

Page 17

... IF input, IF gain control AGC time constant LO (base) LO (emitter 8 amb Symbol Min. Typ 1.7 tune V 6.5 tune f 10.7* B 130 46 200 OSC U4062B Pin Voltage (DC) DIP18 1.73 2 8 1.7 6 1.7 7 8.5 8 1.3 9 0. 8.5 13 8.5 14 1.7 15 1.54 16 1.06 17 3.2 18 2.51 Max. Unit ...

Page 18

... U4062B Figure 44. Block diagram of the test set =98.8MHz, UD1 70 f =99.6MHz UD2 60 f =94.8MHz, UD1 50 f =91.6MHz UD2 f =97.2MHz, UD1 40 f =96.4MHz UD2 =101.2MHz, 10 UD1 f =104.4MHz UD2 100 10443 iUD1, 2 Figure 45 iUD1 input desired input undesired ID iUD 20 0 –20 –40 – ...

Page 19

... V OSC iRF IF OSC17 Symbol DSB 280mV 140mV 6 500 400 0 100 95 10445 Figure 49. NF U4062B = 140 mV Typ. Unit 2.5 dB 2.3 dB 8.2 dB 5.5 dBm W 1500 3 4000 2.7 pF 6.4 m-mho 70mV 140mV 280mV 500 200 300 400 f ( MHz ) OSC vs. f DSB OSC 19 (21) ...

Page 20

... U4062B Package Information Package DIP18 Dimensions in mm 1.64 1. (21) 23.3 max 4.8 max 3.3 0.5 min 0.58 0.48 2.54 20.32 10 technical drawings according to DIN specifications 9 7.77 7.47 6.4 max 0.36 max 9.8 8.2 13019 Rev. A1, 07-Dec-98 ...

Page 21

... TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone 7131 67 2594, Fax number 7131 67 2423 Rev. A1, 07-Dec-98 such unintended or unauthorized use. U4062B 21 (21) ...

Related keywords