ISD4004-08MS Nuvoton Technology Corporation of America, ISD4004-08MS Datasheet - Page 9
![IC VOICE REC/PLAY 8MIN 28-SOIC](/photos/6/98/69887/256-28-soic_sml.jpg)
ISD4004-08MS
Manufacturer Part Number
ISD4004-08MS
Description
IC VOICE REC/PLAY 8MIN 28-SOIC
Manufacturer
Nuvoton Technology Corporation of America
Series
ISD4004r
Datasheet
1.ISD4004-10ME.pdf
(28 pages)
Specifications of ISD4004-08MS
Interface
SPI/Microwire
Filter Pass Band
3.4kHz
Duration
8 Min
Mounting Type
Surface Mount
Package / Case
28-SOIC (0.300", 7.50mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
ISD400408MS
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISD4004-08MS
Manufacturer:
ISD
Quantity:
20 000
Part Number:
ISD4004-08MSY
Manufacturer:
ISD
Quantity:
20 000
Company:
Part Number:
ISD4004-08MSYI
Manufacturer:
NUVOTON
Quantity:
2 136
Part Number:
ISD4004-08MSYI
Manufacturer:
ISD
Quantity:
20 000
SERIAL PERIPHERAL INTERFACE (SPI) DESCRIPTION
The ISD4004 series operates from an SPI serial inter-
face. The SPI interface operates with the following
protocol.
The data transfer protocol assumes that the mi-
crocontroller’s SPI shift registers are clocked on the
falling edge of the SCLK. With the ISD4004, data is
clocked in on the MOSI pin on the rising clock
edge. Data is clocked out on the MISO pin on the
falling clock edge.
ISD
1. All serial data transfers begin with the falling
2. SS is held LOW during all serial communica-
3. Data is clocked in on the rising clock edge
4. Play and Record operations are initiated by
5. The opcodes and address fields are as fol-
6. Each operation that ends in an EOM or
7. As Interrupt data is shifted out of the
edge of SS pin.
tions and held HIGH between instructions.
and data is clocked out on the falling clock
edge.
enabling the device by asserting the SS pin
LOW, shifting in an opcode and an address
field to the ISD4004 device (refer to the Op-
code Summary on the page 6).
lows: <8 control bits> and <16 address
bits>.
Overflow will generate an interrupt, includ-
ing the Message Cueing cycles. The Inter-
rupt will be cleared the next time an SPI
cycle is initiated.
ISD4004 MISO pin, control and address
data is simultaneously being shifted into
the MOSI pin. Care should be taken such
that the data shifted in is compatible with
current system operation. It is possible to
MESSAGE CUEING
Message cueing allows the user to skip through
messages, without knowing the actual physical lo-
cation of the message. This operation is used dur-
ing playback. In this mode, the messages are
skipped 1600 times faster than in normal play-
back mode. It will stop when an EOM marker is
reached. Then, the internal address counter will
point to the next message.
8. An operation begins with the RUN bit set
9. All operations begin with the rising edge
read interrupt data and start a new opera-
tion within the same SPI cycle.
and ends with the RUN bit reset.
of SS.
5