554NC000250DGR Silicon Laboratories Inc, 554NC000250DGR Datasheet
554NC000250DGR
Specifications of 554NC000250DGR
Related parts for 554NC000250DGR
554NC000250DGR Summary of contents
Page 1
Features Available with any-rate output frequencies from 10–945 ...
Page 2
Si 554 1. Electrical Specifications Table 1. Recommended Operating Conditions Parameter 1 Supply Voltage Supply Current Output Enable (OE) 2 and Frequency Select FS[1:0] Operating Temperature Range Notes: 1. Selectable parameter specified by part number. See Section 3. "Ordering Information" ...
Page 3
Table 3. CLK± Output Frequency Characteristics Parameter Symbol 1,2,3 Nominal Frequency 1,4 Temperature Stability 1,4 Absolute Pull Range APR Aging 5 Power up Time t Settling Time After FS[1:0] t Change Notes: 1. See Section 3. "Ordering Information" on page ...
Page 4
Si 554 Table 5. CLK± Output Phase Jitter Parameter Symbol 1,2,3 Phase Jitter (RMS) for F > 500 MHz OUT Notes: 1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information. 2. For best jitter and phase ...
Page 5
Table 5. CLK± Output Phase Jitter (Continued) Parameter Symbol 1,2,3 Phase Jitter (RMS) for F of 125 to 500 MHz OUT Notes: 1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information. 2. For best jitter and ...
Page 6
Si 554 Table 7. CLK± Output Phase Noise (Typical) Offset Frequency 74.25 MHz 90 ppm/V LVPECL 100 Hz 1 kHz 10 kHz 100 kHz 1 MHz 10 MHz 100 MHz Table 8. Absolute Maximum Ratings Parameter Maximum Operating Temperature Supply ...
Page 7
Pin Descriptions Pin Name OE* 3 GND 4 CLK+ CLK– 5 (N/A for CMOS FS[1]* 8 FS[0]* *Note: FS[1:0] and OE include a 17 kΩ pullup resistor "Ordering ...
Page 8
Si 554 3. Ordering Information The Si554 supports a variety of options including frequency, temperature stability, tuning slope, output format, and V . Specific device configurations are programmed into the Si554 at time of shipment. Configurations are DD specified using ...
Page 9
Si55x Mark Specification Figure 2 illustrates the mark specification for the Si554. Table 11 lists the line information. Table 11. Si55x Top Mark Description Line Position 1 1–10 “SiLabs”+ Part Family Number, 5xx (First 3 characters in part number) ...
Page 10
Si 554 5. Outline Diagram and Suggested Pad Layout Figure 3 illustrates the package details for the Si554. Table 12 lists the values for the dimensions shown in the illustration. Table 12. Package Diagram Dimensions (mm) Dimension ...
Page 11
PCB Land Pattern Figure 4 illustrates the 8-pin PCB land pattern for the Si554. Table 13 lists the values for the dimensions shown in the illustration. Table 13. PCB Land Pattern Dimensions (mm) Dimension ...
Page 12
Si 554 OCUMENT HANGE IST Revision 0.3 to Revision 0.4 Updated Table 1, “Recommended Operating Conditions,” on page 2. Added maximum supply current specifications. Specified relationship between temperature at startup and operation temperature. Added Output Enable active ...
Page 13
N : OTES Rev. 0.6 Si554 13 ...
Page 14
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...