550PF19M4400DG Silicon Laboratories Inc, 550PF19M4400DG Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
550PF19M4400DG
Manufacturer Part Number
550PF19M4400DG
Description
Manufacturer
Silicon Laboratories Inc
Datasheet
1.550PF19M4400DG.pdf
(14 pages)
Specifications of 550PF19M4400DG
Lead Free Status / Rohs Status
Compliant
Si 550
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Table 2. V
2
Supply Voltage
Supply Current
Output Enable (OE)
Operating Temperature Range
Notes:
Control Voltage Tuning Slope
Control Voltage Linearity
Modulation Bandwidth
V
Nominal Control Voltage
Control Voltage Tuning Range
Notes:
C
1. Selectable parameter specified by part number. See 3. "Ordering Information" on page 8 for further details.
2. OE pin includes a 17 kΩ resistor to V
1. Positive slope; selectable option by part number. See 3. "Ordering Information" on page 8.
2. For best jitter and phase noise performance, always choose the smallest K
3. K
4. BSL determined from deviation from best straight line fit with V
Input Impedance
requirements. See “AN266: VCXO Tuning Slope (K
determined with V
V
variation is ±10% of typical values.
C
Parameter
Parameter
Control Voltage Input
1
2
C
4
ranging from 10 to 90% of V
1,2,3
Symbol
Symbol
V
V
CNOM
Z
I
L
BW
V
T
K
DD
VC
DD
VC
A
V
C
DD
.
10 to 90% of V
Test Condition
Output enabled
Test Condition
DD
tristate mode
3.3 V option
2.5 V option
1.8 V option
Incremental
.
V
Rev. 0.6
LVPECL
CMOS
), Stability, and Absolute Pull Range (APR)” for more information.
LVDS
@ f
CML
BSL
V
V
IH
IL
O
C
DD
ranging from 10 to 90% of V
0.75 x V
Min
–10
500
2.97
2.25
1.71
9.3
V
Min
–40
–5
—
—
—
—
—
—
—
—
0
that meets the application’s minimum APR
DD
V
10.0
Typ
135
180
356
DD
33
45
90
±1
±5
—
Typ
120
108
3.3
2.5
1.8
99
90
60
—
—
—
/2
DD
. Incremental slope
Max
10.7
V
Max
3.63
2.75
1.89
+10
130
108
117
0.5
+5
—
—
—
98
75
85
—
DD
ppm/V
Units
Units
kHz
mA
kΩ
°C
%
V
V
V
V