PIC10F206-I/OT Microchip Technology, PIC10F206-I/OT Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC10F206-I/OT
Manufacturer Part Number
PIC10F206-I/OT
Description
MCU 8-Bit PIC10 PIC RISC 768Byte Flash 2.5V/3.3V/5V 6-Pin SOT-23 Bag
Manufacturer
Microchip Technology
Datasheet
1.PIC10F200T-IOT.pdf
(96 pages)
Specifications of PIC10F206-I/OT
Package
6SOT-23
Device Core
PIC
Family Name
PIC10
Maximum Speed
4 MHz
Ram Size
24 Byte
Program Memory Size
768 Byte
Operating Supply Voltage
2.5|3.3|5 V
Data Bus Width
8 Bit
Program Memory Type
Flash
Number Of Programmable I/os
3
Operating Temperature
-40 to 85 °C
Number Of Timers
1
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC10F206-I/OT
Manufacturer:
MICROC
Quantity:
28 000
Part Number:
PIC10F206-I/OT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
7.0
The Timer0 module has the following features:
• 8-bit timer/counter register, TMR0
• Readable and writable
• 8-bit software programmable prescaler
• Internal or external clock select:
Figure 7-1 is a simplified block diagram of the Timer0
module.
Timer mode is selected by clearing the T0CS bit
(OPTION<5>). In Timer mode, the Timer0 module will
increment every instruction cycle (without prescaler). If
TMR0 register is written, the increment is inhibited for
the following two cycles (Figure 7-2 and Figure 7-3).
The user can work around this by writing an adjusted
value to the TMR0 register.
There are two types of Counter mode. The first Counter
mode uses the T0CKI pin to increment Timer0. It is
selected by setting the T0CS bit (OPTION<5>), setting
the CMPT0CS bit (CMCON0<4>) and setting the
COUTEN bit (CMCON0<6>). In this mode, Timer0 will
increment either on every rising or falling edge of pin
T0CKI. The T0SE bit (OPTION<4>) determines the
source edge. Clearing the T0SE bit selects the rising
edge. Restrictions on the external clock input are
discussed in detail in Section 7.1 “Using Timer0 with
an External Clock (PIC10F204/206)”.
FIGURE 7-1:
© 2007 Microchip Technology Inc.
- Edge select for external clock
- External clock from either the T0CKI pin or
Comparator
Output
Internal
Note 1:
T0CKI
from the output of the comparator
Pin
2:
3:
TIMER0 MODULE AND TMR0
REGISTER (PIC10F204/206)
Bits T0CS, T0SE, PSA, PS2, PS1 and PS0 are located in the OPTION register.
The prescaler is shared with the Watchdog Timer (Figure 7-5).
Bit CMPT0CS is located in the CMCON0 register, CMCON0<4>.
CMPT0CS
1
0
TIMER0 BLOCK DIAGRAM (PIC10F204/206
T0SE
(3)
(1)
F
OSC
/4
T0CS
0
1
(1)
PS2, PS1, PS0
Programmable
Prescaler
PIC10F200/202/204/206
3
(2)
The second Counter mode uses the output of the com-
parator to increment Timer0. It can be entered in two
different ways. The first way is selected by setting the
T0CS bit (OPTION<5>) and clearing the CMPT0CS bit
(CMCON<4>); (COUTEN [CMCON<6>]) does not
affect this mode of operation. This enables an internal
connection between the comparator and the Timer0.
The second way is selected by setting the T0CS bit
(OPTION<5>),
(CMCON0<4>)
(CMCON0<6>). This allows the output of the compara-
tor onto the T0CKI pin, while keeping the T0CKI input
active. Therefore, any comparator change on the
COUT pin is fed back into the T0CKI input. The T0SE
bit (OPTION<4>) determines the source edge. Clear-
ing the T0SE bit selects the rising edge. Restrictions on
the external clock input as discussed in Section 7.1
“Using Timer0 with an External Clock (PIC10F204/
206)”
The prescaler may be used by either the Timer0
module or the Watchdog Timer, but not both. The
prescaler assignment is controlled in software by the
control bit, PSA (OPTION<3>). Clearing the PSA bit
will assign the prescaler to Timer0. The prescaler is not
readable or writable. When the prescaler is assigned to
the Timer0 module, prescale values of 1:2, 1:4,...,
1:256 are selectable. Section 7.2 “Prescaler” details
the operation of the prescaler.
A summary of registers associated with the Timer0
module is found in Table 7-1.
(1)
PSA
1
0
(1)
)
PS
OUT
and
(2 T
setting
Sync with
Internal
Clocks
CY
clearing
delay)
the
PS
Sync
OUT
the
DS41239D-page 33
CMPT0CS
TMR0 Reg
Data Bus
COUTEN
8
bit
bit