AT89C51ID2-SLSIM Atmel, AT89C51ID2-SLSIM Datasheet - Page 85

• Manufacturer Part Number: AT89C51ID2-SLSIM
• Description: C51ID2 64KF TWI 32KHZ PLCC44 3-5.5V IND.
• Manufacturer: Atmel

Miscellaneous States
Notes
85
AT89C51ID2
its own slave address followed by the data direction bit which must be at logic 1 (R) for
TWI to operate in the slave transmitter mode. After its own slave address and the R bit
have been received, the serial interrupt flag is set and a valid status code can be read
from SSCS. This status code is used to vector to an interrupt service routine. The appro-
priate action to be taken for each of these status code is detailed in Table . The slave
transmitter mode may also be entered if arbitration is lost while the TWI module is in the
master mode.
If the AA bit is reset during a transfer, the TWI module will transmit the last byte of the
transfer and enter state C0h or C8h. the TWI module is switched to the not addressed
slave mode and will ignore the master receiver if it continues the transfer. Thus the mas-
ter receiver receives all 1’s as serial data. While AA is reset, the TWI module does not
respond to its own slave address. However, the 2-wire bus is still monitored and
address recognition may be resume at any time by setting AA. This means that the AA
bit may be used to temporarily isolate the TWI module from the 2-wire bus.
There are two SSCS codes that do not correspond to a define TWI hardware state
(Table 70 ). These codes are discuss hereafter.
Status F8h indicates that no relevant information is available because the serial interrupt
flag is not set yet. This occurs between other states and when the TWI module is not
involved in a serial transfer.
Status 00h indicates that a bus error has occurred during a TWI serial transfer. A bus
error is caused when a START or a STOP condition occurs at an illegal position in the
format frame. Examples of such illegal positions happen during the serial transfer of an
address byte, a data byte, or an acknowledge bit. When a bus error occurs, SI is set. To
recover from a bus error, the STO flag must be set and SI must be cleared. This causes
the TWI module to enter the not addressed slave mode and to clear the STO flag (no
other bits in SSCON are affected). The SDA and SCL lines are released and no STOP
condition is transmitted.
the TWI module interfaces to the external 2-wire bus via two port pins: SCL (serial clock
line) and SDA (serial data line). To avoid low level asserting on these lines when the
TWI module is enabled, the output latches of SDA and SLC must be set to logic 1.
Table 65. Bit Frequency Configuration
CR2
0
0
0
0
1
1
1
1
CR1
0
0
1
1
0
0
1
1
CR0
0
1
0
1
0
1
0
1
F
OSCA
0.5 <. < 62.5
= 12 MHz
53.5
62.5
100
200
Bit Frequency ( kHz)
47
75
-
F
OSCA
0.67 <. < 83
133.3
266.6
62.5
71.5
= 16 MHz
100
83
-
(reload value range: 0-254 in mode 2)
96 · (256 - reload valueTimer 1)
F
OSCA
Unused
divided by
256
224
192
160
120
60
4289C–8051–11/05