LMX2331UEVAL National Semiconductor, LMX2331UEVAL Datasheet - Page 38

• Manufacturer Part Number: LMX2331UEVAL
• Manufacturer: National Semiconductor

Specifications of LMX2331UEVAL

• Lead Free Status / Rohs Status: Not Compliant

www.national.com
1.0 Functional Description
PHASE COMPARATOR AND INTERNAL CHARGE
PUMP CHARACTERISTICS
1.6 CHARGE PUMPS
The charge pump directs charge into or out of an external
loop filter. The loop filter converts the charge into a stable
control voltage which is applied to the tuning input of the
VCO. The charge pump steers the VCO control voltage
towards V
GND during pump-down events. When locked, D
IF are primarily in a TRI-STATE mode with small corrections
occuring at the phase comparator rate. The charge pump
output current magnitude can be selected by toggling the ID
RF or ID
1.7 MICROWIRE SERIAL INTERFACE
The programmable register set is accessed via the MI-
CROWIRE serial interface. The interface is comprised of
three signal pins: Clock, Data and LE (Latch Enable). Serial
data is clocked into the 22-bit shift register on the rising edge
of Clock. The last two bits decode the internal control regis-
ter address. When LE transitions HIGH, data stored in the
shift register is loaded into one of four control registers
depending on the state of the address bits. The MSB of Data
is loaded in first. The synthesizers can be programmed even
in power down mode. A complete programming description
is provided in Section 2.0 Programming Description.
Notes:
1.
2.
3.
4.
5.
o
P
IF control bits.
The minimum width of the pump-up and pump-down current pulses occur at the D
The diagram assumes positive VCO characteristics, i.e. PD_POL RF or PD_POL IF = 1.
F
F
D
RF or V
r
p
o
is the phase detector input from the reference divider (R counter).
is the phase detector input from the programmable feedback divder (N counter).
refers to either the RF or IF charge pump output.
P
IF during pump-up events and towards
(Continued)
o
RF or D
o
o
38
1.8 MULTI-FUNCTION OUTPUTS
The LMX233xU device’s F
output that can be configured as the RF FastLock output, a
push-pull analog lock detect output, counter reset, or used to
monitor the output of the various reference divider (R
counter) or feedback divider (N counter) circuits. The F
control word is used to select the desired output function.
When the PLL is in powerdown mode, the F
pulled to a LOW state. A complete programming description
of the multi-function output is provided in Section 2.8 F
1.8.1 Push-Pull Analog Lock Detect Output
An analog lock detect status generated from the phase
detector is available on the F
lock detect output goes HIGH when the charge pump is
inactive. It goes LOW when the charge pump is active during
a comparison cycle. When viewed with an oscilloscope,
narrow negative pulses are observed when the charge pump
turns on. The lock detect output signal is a push-pull con-
figuration.
Three separate lock detect signals are routed to the multi-
plexer. Two of these monitor the ‘lock’ status of the individual
synthesizers. The third detects the condition when both the
RF and IF synthesizers are in a ‘locked state’. External
circuitry however, is required to provide a steady DC signal
to indicate when the PLL is in a locked state. Refer to
Section 2.8 F
lock detect options.
o
RF or D
o
LD for details on how to program the different
o
IF pins when the loop is phase locked.
o
LD output pin is a multi-function
o
LD output pin if selected. The
10136611
o
LD output is
o
o
LD.
LD