NUC130LE3CN Nuvoton Technology Corporation of America, NUC130LE3CN Datasheet
NUC130LE3CN
Specifications of NUC130LE3CN
Available stocks
Related parts for NUC130LE3CN
NUC130LE3CN Summary of contents
Page 1
NuMicro™ Family NUC130 Data Sheet The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton. Nuvoton is providing this document only for reference purposes of NuMicro ...
Page 2
Contents 1 GENERAL DESCRIPTION ......................................................................................................... 7 2 FEATURES ................................................................................................................................. 8 2.1 NuMicro™ NUC130 Features – Automotive Line............................................................ 8 3 PARTS INFORMATION LIST AND PIN CONFIGURATION .................................................... 12 3.1 NuMicro™ NUC130 Products Selection Guide ............................................................. 12 ...
Page 3
Serial Peripheral Interface (SPI) ................................................................................... 49 5.8.1 Overview ........................................................................................................................49 5.8.2 Features .........................................................................................................................49 5.9 Timer Controller (TMR)................................................................................................. 50 5.9.1 Overview ........................................................................................................................50 5.9.2 Features .........................................................................................................................50 5.10 Watchdog Timer (WDT)................................................................................................ 51 5.10.1 Overview ......................................................................................................................51 ...
Page 4
External 4~24 MHz High Speed Crystal .........................................................................69 7.3.3 External 32.768 kHz Low Speed Crystal ........................................................................71 7.3.4 Internal 22.1184 MHz High Speed Oscillator..................................................................71 7.3.5 Internal 10 kHz Low Speed Oscillator.............................................................................71 7.4 Analog Characteristics.................................................................................................. 72 ...
Page 5
Figures Figure 3-1 NuMicro™ NUC100 Series selection code ................................................................... 12 Figure 3-2 NuMicro™ NUC130 LQFP 100-pin Pin Diagram .......................................................... 13 Figure 3-3 NuMicro™ NUC130 LQFP 64-pin Pin Diagram ............................................................ 14 Figure 3-4 NuMicro™ NUC130 LQFP 48-pin Pin Diagram ............................................................ 15 ...
Page 6
Tables Table 1-1 Connectivity Supported Table.......................................................................................... 7 Table 5-1 Address Space Assignments for On-Chip Controllers................................................... 31 Table 5-2 Exception Model ............................................................................................................ 34 Table 5-3 System Interrupt Map..................................................................................................... 35 Table 5-4 Vector Table Format ...................................................................................................... 36 Table 5-5 Watchdog Timeout Interval ...
Page 7
GENERAL DESCRIPTION The NuMicro™ NUC100 Series is 32-bit microcontrollers with embedded ARM for industrial control and applications which need rich communication interfaces. The Cortex™-M0 ® is the newest ARM embedded processor with 32-bit performance and at a cost equivalent ...
Page 8
FEATURES The equipped features are dependent on the product line and their sub products. 2.1 NuMicro™ NUC130 Features – Automotive Line • Core ® ARM Cortex™-M0 core runs MHz – One 24-bit system timer – Supports ...
Page 9
Support 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter – Independent clock source for each timer – Provides one-shot, periodic, toggle and continuous counting operation modes – Support event counting function – Support input capture ...
Page 10
two sets device – Master/Slave mode – Bidirectional data transfer between masters and slaves – Multi-master bus (no central master) – Arbitration between simultaneously transmitting masters without corruption of serial ...
Page 11
Analog Comparator Up to two analog comparator – External input or internal bandgap voltage selectable at negative node – Interrupt when compare result change – Power down wake-up – • One built-in temperature sensor with 1℃ resolution • Brown-Out ...
Page 12
... NuMicro™ NUC130 Automotive Line Selection Guide ISP Data Part number APROM RAM Loader I/O Flash ROM NUC130LC1CN 4x32-bit NUC130LD2CN 4x32-bit NUC130LE3CN 128 Definable 4x32-bit NUC130RC1CN 4x32-bit NUC130RD2CN 4x32-bit NUC130RD3CN 128 Definable 4x32-bit NUC130VE3CN 128 Definable 4x32-bit NUC 1 0 ARM-Based 32-bit Microcontroller ...
Page 13
Pin Configuration 3.2.1 NuMicro™ NUC130 Pin Diagram ™ 3.2.1.1 NuMicro NUC130 LQFP 100 pin AD8/ADC5/PA.5 76 AD7/ADC6/PA.6 77 AD6/ADC7/SPISS21/PA.7 78 Vref 79 AVDD 80 SPISS20/PD.0 81 SPICLK2/PD.1 82 MISO20/PD.2 83 MOSI20/PD.3 84 MISO21/PD.4 85 MOSI21/PD.5 86 AD5/CPN0/PC.7 87 AD4/CPP0/PC.6 ...
Page 14
NuMicro NUC130 LQFP 64 pin AD8/ADC5/PA.5 49 AD7/ADC6/PA.6 50 AD6/ADC7/PA.7 51 AVDD 52 AD5/CPN0/PC.7 53 AD4/CPP0/PC.6 54 AD3/CPN1/PC.15 55 AD2/CPP1/PC.14 56 T0EX/INT1/PB.15 57 XT1_OUT 58 XT1_IN 59 /RESET 60 VSS 61 VDD 62 PVSS 63 STADC/TM0/PB.8 64 Figure ...
Page 15
NuMicro NUC130 LQFP 48 pin Figure 3-4 NuMicro™ NUC130 LQFP 48-pin Pin Diagram NuMicro™ NUC130 Data Sheet Publication Release Date: June 22, 2011 - 15 - Revision V3.01 ...
Page 16
Pin Description 3.3.1 NuMicro™ NUC130 Pin Description ™ 3.3.1.1 NuMicro NUC130 Pin Description Pin No. Pin Name Pin Type LQFP LQFP LQFP 100 PE.15 2 PE.14 3 PE.13 PB. /INT0 SPISS31 PB. ...
Page 17
Pin No. Pin Name Pin Type LQFP LQFP LQFP 100 64 48 SPISS30 I/O PD.9 I/O 14 SPICLK3 I/O PD.10 I/O 15 MISO30 I/O PD.11 I/O 16 MOSI30 I/O PD.12 I/O 17 MISO31 I/O PD.13 I/O 18 MOSI31 I/O PB.4 ...
Page 18
Pin No. Pin Name Pin Type LQFP LQFP LQFP 100 PE.7 I/O PB.0 I RXD0 I PB.1 I TXD0 O PB.2 I/O RTS0 nWRL O T2EX I ...
Page 19
Pin No. Pin Name Pin Type LQFP LQFP LQFP 100 64 48 I2SDI I PC.1 I SPICLK0 I/O I2SBCLK I/O PC.0 I/O SPISS00 I I2SLRCL I PE.6 I/O PE.5 I ...
Page 20
Pin No. Pin Name Pin Type LQFP LQFP LQFP 100 64 48 PC.12 I/O 57 MISO11 I/O PC.11 I MOSI10 I/O PC.10 I MISO10 I/O PC.9 I SPICLK1 I/O PC.8 I SPISS10 ...
Page 21
Pin No. Pin Name Pin Type LQFP LQFP LQFP 100 64 48 ADC0 AI PA.1 I ADC1 AI AD12 I/O PA.2 I ADC2 AI AD11 I/O PA.3 I ADC3 AI AD10 ...
Page 22
Pin No. Pin Name Pin Type LQFP LQFP LQFP 100 64 48 MISO20 I/O PD.3 I/O 84 MOSI20 I/O PD.4 I/O 85 MISO21 I/O PD.5 I/O 86 MOSI21 I/O PC.7 I CPN0 AI AD5 I/O PC.6 I/O ...
Page 23
Pin No. Pin Name Pin Type LQFP LQFP LQFP 100 PVSS P PB.8 I/O 100 64 48 STADC TM0 I/O Note: Pin Type I=Digital Input, O=Digital Output; AI=Analog Input; P=Power Pin; AP=Analog Power NuMicro™ NUC130 ...
Page 24
BLOCK DIAGRAM 4.1 NuMicro™NUC130 Block Diagram 4.1.1 NuMicro™ NUC130 Block Diagram Figure 4-1 NuMicro™ NUC130 Block Diagram NuMicro™ NUC130 Data Sheet Publication Release Date: June 22, 2011 - 24 - Revision V3.01 ...
Page 25
FUNCTIONAL DESCRIPTION ® 5.1 ARM Cortex™-M0 Core The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor. It has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute ...
Page 26
NVIC that features: 32 external interrupt inputs, each with four levels of priority Dedicated Non-Maskable Interrupt (NMI) input. Support for both level-sensitive and pulse-sensitive interrupt lines Wake-up Interrupt Controller (WIC), providing ...
Page 27
System Manager 5.2.1 Overview System management includes these following sections: System Resets System Memory Map System management registers for Part Number ID, chip reset and on-chip controllers reset , multi-functional pin control System Timer (SysTick) Nested Vectored Interrupt Controller ...
Page 28
System Power Distribution In this chip, the power distribution is divided into three segments. Analog power from AVDD and AVSS provides the power for analog components operation. Digital power from VDD and VSS supplies the power to the internal ...
Page 29
AVDD SAR-ADC AVSS Analog Comparator Low Brown Voltage Out Reset Detector Temperature FLASH Seneor External PLL 32.768 kHz Crystal Figure 5-3 NuMicro™ NUC130 Power Distribution Diagram NuMicro™ NUC130 Data Sheet NUC130 Power Distribution Internal Digital Logic 22.1184 MHz & ...
Page 30
System Memory Map NuMicro™ NUC100 Series provides 4G-byte addressing space. The memory locations assigned to each on-chip controllers are shown in the following table. The detailed register definition, memory space, and programming detailed will be described in the following ...
Page 31
ACMP_BA 0x400E_0000 – 0x400E_FFFF ADC_BA APB2 Controllers Space (0x4010_0000 ~ 0x401F_FFFF) 0x4010_0000 – 0x4010_3FFF PS2_BA 0x4011_0000 – 0x4011_3FFF TMR23_BA 0x4012_0000 – 0x4012_3FFF I2C1_BA 0x4013_0000 – 0x4013_3FFF SPI2_BA 0x4013_4000 – 0x4013_7FFF SPI3_BA 0x4014_0000 – 0x4014_3FFF PWMB_BA 0x4015_0000 – ...
Page 32
System Timer (SysTick) The Cortex-M0 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer ...
Page 33
Nested Vectored Interrupt Controller (NVIC) Cortex-M0 provides an interrupt controller as an integral part of the exception mode, named as “Nested Vectored Interrupt Controller (NVIC)” closely coupled to the processor kernel and provides following features: Nested and ...
Page 34
Exception Model and System Interrupt Map Table 5-2 lists the exception model supported by NuMicro™ NUC100 Series. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user- configurable ...
Page 35
TMR2_INT 27 11 TMR3_INT 28 12 UART02_INT 29 13 UART1_INT 30 14 SPI0_INT 31 15 SPI1_INT 32 16 SPI2_INT 33 17 SPI3_INT 34 18 I2C0_INT 35 19 I2C1_INT 36 20 CAN0_INT 37 21 Reserved 38 22 Reserved 39 ...
Page 36
Vector Table When any interrupts is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table base address is fixed at 0x00000000. The ...
Page 37
Clock Controller 5.3.1 Overview The clock controller generates the clocks for the whole chip, including system clocks and all peripheral clocks. The clock controller also implements the power control function with the individually clock ON/OFF control, clock source selection ...
Page 38
NuMicro™ NUC130 Data Sheet Figure 5-4 Clock generator global view diagram Publication Release Date: June 22, 2011 - 38 - Revision V3.01 ...
Page 39
Clock Generator The clock generator consists of 5 clock sources which are listed below: One external 32.768 kHz low speed crystal One external 4~24 MHz high speed crystal One programmable PLL FOUT(PLL source consists of external 4~24 MHz high ...
Page 40
System Clock and SysTick Clock The system clock has 5 clock sources which were generated from clock generator block. The clock source switch depends on the register HCLK_S (CLKSEL0[2:0]). The block diagram is showed in Figure 5-6. HCLK_S (CLKSEL0[2:0]) ...
Page 41
Peripherals Clock The peripherals clock had different clock source switch setting which depends on the different peripheral. Please refer the CLKSEL1 and CLKSEL2 register description in 5.3.7. 5.3.5 Power Down Mode Clock When chip enters into power down mode, ...
Page 42
Frequency Divider Output This device is equipped a power-of-2 frequency divider which is composed by16 chained divide- by-2 shift registers. One of the 16 shift register outputs selected by a sixteen to one multiplexer is reflected to CLKO function ...
Page 43
General Purpose I/O (GPIO) 5.4.1 Overview NuMicro™ NUC130/NUC140 has General Purpose I/O pins can be shared with other function pins; it depends on the chip configuration. These 80 pins are arranged in 5 ports named with ...
Page 44
I C Serial Interface Controller (Master/Slave) (I 5.5.1 Overview two-wire, bi-directional serial bus that provides a simple and efficient method of data 2 exchange between devices. The I detection and arbitration that prevents data ...
Page 45
Features The I C bus uses two wires (SDA and SCL) to transfer information between devices connected to 2 the bus. The main features of the bus are: Master/Slave mode Bidirectional data transfer between masters and slaves Multi-master bus ...
Page 46
PWM Generator and Capture Timer (PWM) 5.6.1 Overview NuMicro™ NUC130/NUC140 has 2 sets of PWM group supports total 4 sets of PWM Generators which can be configured as 8 independent PWM outputs, PWM0~PWM7 complementary PWM pairs, ...
Page 47
PIIR to zero. If interrupt latency will take time T0 to finish, the capture signal mustn’t transition during this interval (T0). In this case, the maximum capture frequency will be 1/T0. For example: HCLK = 50 MHz, ...
Page 48
Real Time Clock (RTC) 5.7.1 Overview Real Time Clock (RTC) controller provides user the real time and calendar message. The clock source of RTC is from an external 32.768 kHz low speed crystal connected at pins X32I and X32O ...
Page 49
Serial Peripheral Interface (SPI) 5.8.1 Overview The Serial Peripheral Interface (SPI synchronous serial data communication protocol which operates in full duplex mode. Devices communicate in master/slave mode with 4-wire bi-direction interface. The NuMicro™ NUC130/NUC140 contains up to ...
Page 50
Timer Controller (TMR) 5.9.1 Overview The timer controller includes four 32-bit timers, TIMER0~TIMER3, which allows user to easily implement a timer control for applications. The timer can perform functions like frequency measurement, event counting, interval measurement, clock generation, delay ...
Page 51
Watchdog Timer (WDT) 5.10.1 Overview The purpose of Watchdog Timer is to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, this Watchdog Timer supports ...
Page 52
T WDT 18 111 WDT Table 5-5 Watchdog Timeout Interval Selection T WDT T TIS INT RST Minimum T Maximum Watchdog Engine Clock Time Period WDT T : Watchdog Timeout ...
Page 53
UART Interface Controller (UART) NuMicro™ NUC130/NUC140 provides up to three channels of Universal Asynchronous Receiver/Transmitters (UART). UART0 supports High Speed UART and UART1~2 perform Normal Speed UART, besides, only UART0 and UART1 support flow control function. 5.11.1 Overview The ...
Page 54
A=10 0x0000_000A 57600 A=22 0x0000_0016 38400 A=34 0x0000_0022 19200 A=70 0x0000_0046 9600 A=142 0x0000_008E 4800 A=286 0x0000_011E Table 5-7 UART Baud Rate Setting Table The UART0 and UART1 controllers support auto-flow control function that uses two low-level signals, /CTS ...
Page 55
Features Full duplex, asynchronous communications Separate receive / transmit 64/16/16 bytes (UART0/UART1/UART2) entry FIFO for data payloads Support hardware auto flow control/flow control function (CTS, RTS) and programmable RTS flow control trigger level (UART0 and UART1 support) Programmable receiver ...
Page 56
Controller Area Network (CAN) 5.12.1 Overview The C_CAN consists of the CAN Core, Message RAM, Message Handler, Control Registers and Module Interface. The CAN Core performs communication according to the CAN protocol version 2.0 part A and B. The ...
Page 57
PS/2 Device Controller (PS2D) 5.13.1 Overview PS/2 device controller provides basic timing control for PS/2 communication. All communication between the device and the host is managed through the CLK and DATA pins. Unlike PS/2 keyboard or mouse device controller, ...
Page 58
I S Controller (I S) 5.14.1 Overview 2 The I S controller consists of IIS protocol to interface with external audio CODEC. Two 8 word deep FIFO for read path and write path respectively and is capable ...
Page 59
Analog-to-Digital Converter (ADC) 5.15.1 Overview NuMicro™ NUC100 Series contains one 12-bit successive approximation analog-to-digital converters (SAR A/D converter) with 8 input channels. The A/D converter supports three operation modes: single, single-cycle scan and continuous scan mode. The A/D converters ...
Page 60
Analog Comparator (CMP) 5.16.1 Overview NuMicro™ NUC100 Series contains two comparators. The comparators can be used in a number of different configurations. The comparator output is a logical one when positive input greater than negative input, otherwise the output ...
Page 61
PDMA Controller (PDMA) 5.17.1 Overview NuMicro™ NUC130/NUC140 contains a peripheral direct memory access (PDMA) controller that transfers data to and from memory or transfer data to and from APB devices. The PDMA has nine channels of DMA (Peripheral-to-Memory or ...
Page 62
External Bus Interface (EBI) 5.18.1 Overview The NuMicro™ NUC130/NUC140 LQFP-64 and LQFP-100 package equips an external bus interface (EBI) for external device used. To save the connections between external device and this chip, EBI support address bus and data ...
Page 63
FLASH MEMORY CONTROLLER (FMC) 6.1 Overview NuMicro™ NUC100 Series equips with 128/64/32K bytes on chip embedded Flash for application program memory (APROM) that can be updated through ISP procedure. In System Programming (ISP) function enables user to update program ...
Page 64
ELECTRICAL CHARACTERISTICS 7.1 Absolute Maximum Ratings PARAMETER DC Power Supply Input Voltage Oscillator Frequency Operating Temperature Storage Temperature Maximum Current into VDD Maximum Current out of VSS Maximum Current sunk by a I/O pin Maximum Current sourced by a ...
Page 65
DC Electrical Characteristics 7.2.1 NuMicro™ NUC130/NUC140 DC Electrical Characteristics (VDD-VSS=3 25°C, FOSC = 50 MHz unless otherwise specified.) PARAMETER SYM. Operation voltage Power Ground AV LDO Output Voltage V LDO Analog Operating ...
Page 66
PARAMETER SYM. I DD8 I DD9 I DD10 Operating Current Normal Run Mode @ 4 MHz I DD11 I DD12 I IDLE1 I IDLE2 Operating Current Idle Mode @ 50 MHz I IDLE3 I IDLE4 Operating Current I Idle Mode ...
Page 67
PARAMETER SYM. I IDLE8 I IDLE9 I IDLE10 Operating Current Idle Mode @ 4 MHz I IDLE11 I IDLE12 I PWD1 I Standby Current PWD2 Power down Mode I PWD3 I PWD4 Input Current PA, PB, PC, PD, PE (Quasi-bidirectional ...
Page 68
PARAMETER SYM. Input High Voltage PA, PB, V 0.6 V PC, PD, PE (Schmitt input) IH2 Hysteresis voltage of PA~PE V (Schmitt input) HY [*2] Input Low Voltage XT1 V IL3 [*2] Input High Voltage XT1 V IH3 [*2] Input ...
Page 69
PARAMETER SYM. Bandgap voltage V BG Note: 1. /RESET pin is a Schmitt trigger input. 2. Crystal Input is a CMOS input. 3. Pins of PA, PB, PC, PD and PE can source a transition current when they are being ...
Page 70
NuMicro™ NUC130 Data Sheet Figure 7-1 Typical Crystal Application Circuit Publication Release Date: June 22, 2011 - 70 - Revision V3.01 ...
Page 71
External 32.768 kHz Low Speed Crystal PARAMETER Input clock frequency Temperature VDD 7.3.4 Internal 22.1184 MHz High Speed Oscillator PARAMETER [1] Supply voltage Center Frequency Calibrated Internal Oscillator Frequency Operation Current 7.3.5 Internal 10 kHz Low Speed Oscillator PARAMETER ...
Page 72
Analog Characteristics 7.4.1 Specification of 12-bit SARADC SYMBOL PARAMETER - DNL Differential nonlinearity error INL Integral nonlinearity error EO EG Gain error (Transfer gain) - FADC ADC clock frequency TCAL Calibration time TS TADC Conversion time FS VLDO Supply ...
Page 73
Specification of LDO and Power management PARAMETER Input Voltage Output Voltage Temperature Quiescent Current (PD=0) Quiescent Current (PD=1) Iload (PD=0) Iload (PD=1) Cbp Note recommended that a 10uF or higher capacitor and a 100nF bypass capacitor ...
Page 74
Specification of Low Voltage Reset PARAMETER Operation voltage Quiescent current Temperature Threshold voltage Hysteresis 7.4.4 Specification of Brown-Out Detector PARAMETER Operation voltage Quiescent current Temperature Brown-out voltage Hysteresis 7.4.5 Specification of Power-On Reset (5 V) PARAMETER Temperature Reset voltage ...
Page 75
Specification of Temperature Sensor PARAMETER [1] Supply voltage Temperature Current consumption Gain Offset Note: Internal operation voltage comes from LDO. 7.4.7 Specification of Comparator PARAMETER Temperature VDD VDD current Input offset voltage Output swing Input common mode range DC ...
Page 76
Specification of USB PHY 7.4.8.1 USB DC Electrical Characteristics SYMBOL PARAMETER V Input high (driven Input low IL V Differential input sensitivity DI Differential V CM common-mode range V Single-ended receiver threshold SE Receiver hysteresis V Output ...
Page 77
SPI Dynamic Characteristics SYMBOL PARAMETER SPI master mode (VDD = 4.5V ~ 5.5V, 30pF loading Capacitor) t Data setup time DS t Data hold time DH t Data output valid time V SPI master mode (VDD = 3.0V ~ ...
Page 78
NuMicro™ NUC130 Data Sheet Figure 7-2 SPI Master dynamic characteristics tiMINg Figure 7-3 SPI Slave dynamic characteristics timing - 78 - Publication Release Date: June 22, 2011 Revision V3.01 ...
Page 79
PACKAGE DIMENSIONS 8.1 100L LQFP (14x14x1.4 mm footprint 2.0mm 100 1 e θ Controlling Dimension : Millimeters Dimension in inch Symbol Min A A1 0.002 A 0.053 2 b 0.007 c 0.004 D 0.547 ...
Page 80
LQFP (10x10x1.4mm footprint 2.0 mm) Symbol NuMicro™ NUC130 Data Sheet Dimension in inch Dimension in mm Nom Nom Min ...
Page 81
LQFP (7x7x1.4mm footprint 2.0mm SEATING PLANE Y NuMicro™ NUC130 Data Sheet Controlling dimension : Millimeters Dimension in inch Dimension in mm Symbol ...
Page 82
REVISION HISTORY PAGE/ VERSION DATE CHAP. V1.00 March 1, 2010 - V1.01 April 9, 2010 Ch4 V1.02 May 31, 2010 7.2 V1.03 Aug. 23, 2010 7.2 V2.00 Nov. 11, 2010 - V3.00 May 6, 2011 All 7.4.6 3.3.1.1 V3.01 ...
Page 83
Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, “Insecure Usage”. Insecure usage includes, ...