LFXP15E-3FN484I Lattice, LFXP15E-3FN484I Datasheet - Page 19
LFXP15E-3FN484I
Manufacturer Part Number
LFXP15E-3FN484I
Description
IC FPGA 15.4KLUTS 484FPBGA
Manufacturer
Lattice
Datasheet
1.LFXP6C-3TN144C.pdf
(130 pages)
Specifications of LFXP15E-3FN484I
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
*
Number Of I /o
*
Number Of Gates
*
Voltage - Supply
*
Mounting Type
*
Operating Temperature
*
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP15E-3FN484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 19 of 130
- Download datasheet (779Kb)
Lattice Semiconductor
Figure 2-18. Group of Seven PIOs
Figure 2-19. DQS Routing
PIO
The PIO contains four blocks: an input register block, output register block, tristate register block and a control logic
block. These blocks contain registers for both single data rate (SDR) and double data rate (DDR) operation along
with the necessary clock and selection logic. Programmable delay lines used to shift incoming clock and data sig-
nals are also included in these blocks.
Input Register Block
The input register block contains delay elements and registers that can be used to condition signals before they are
passed to the device core. Figure 2-20 shows the diagram of the input register block.
Input signals are fed from the sysIO buffer to the input register block (as signal DI). If desired the input signal can
bypass the register and delay elements and be used directly as a combinatorial signal (INDD), a clock (INCK) and
Four PICs
DQS
PIO A
PIO B
PIO A
PIO B
PIO A
PIO B
PIO A
PIO A
PIO B
PIO A
PIO B
PIO A
PIO B
PIO A
PIO B
PIO A
PIO B
PIO A
PIO B
PIO A
PIO B
2-16
Buffer
sysIO
Delay
Assigned DQS Pin
LatticeXP Family Data Sheet
PADA “T”
PADA “T”
PADA “T”
PADA “T”
PADA “T”
PADA “T”
PADA “T”
PADB “C”
PADB “C”
PADB “C”
PADB “C”
PADB “C”
PADB “C”
PADB “C”
PADA “T”
PADB “C”
PADA “T”
PADB “C”
PADA “T”
PADA “T”
PADB “C”
LVDS Pair
LVDS Pair
LVDS Pair
LVDS Pair
LVDS Pair
LVDS Pair
One PIO Pair
Architecture
Related parts for LFXP15E-3FN484I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 1.2V -3 S pd I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 268 IO 1. 2V -3 Spd I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 1.2V -3 S pd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 188 IO 1. 2V -3 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 268 IO 1. 2V -3 Spd
Manufacturer:
Lattice
Part Number:
Description:
IC FPGA 15.5KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 15.5KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 15.5KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 15.4KLUTS 388FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 15.4KLUTS 484FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 15.4KLUTS 256FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 15.4KLUTS 388FPBGA
Manufacturer:
Lattice
Datasheet: