LFEC15E-4FN484I Lattice, LFEC15E-4FN484I Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFEC15E-4FN484I
Manufacturer Part Number
LFEC15E-4FN484I
Description
IC FPGA 15.3KLUTS 484FPBGA
Manufacturer
Lattice
Datasheet
1.LFECP15E-5FN256C.pdf
(163 pages)
Specifications of LFEC15E-4FN484I
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
*
Number Of I /o
*
Number Of Gates
*
Voltage - Supply
*
Mounting Type
*
Operating Temperature
*
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFEC15E-4FN484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 16 of 163
- Download datasheet (2Mb)
Lattice Semiconductor
Memory Cascading
Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools
cascade memory transparently, based on specific design inputs.
Single, Dual and Pseudo-Dual Port Modes
Figure 2-15 shows the four basic memory configurations and their input/output names. In all the sysMEM RAM
modes the input data and address for the ports are registered at the input of the memory array. The output data of
the memory is optionally registered at the output.
Figure 2-15. sysMEM EBR Primitives
The EBR memory supports three forms of write behavior for single port or dual port operation:
1. Normal – data on the output appears only during read cycle. During a write cycle, the data (at the current
2. Write Through – a copy of the input data appears at the output of the same port during a write cycle. This
3. Read-Before-Write – when new data is being written, the old content of the address appears at the output.
Memory Core Reset
The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchro-
nously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A
and Port B, respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associ-
ated resets for both ports are as shown in Figure 2-16.
address) does not appear on the output. This mode is supported for all data widths.
mode is supported for all data widths.
This mode is supported for x9, x18 and x36 data widths.
AD[12:0]
AD[12:0]
DI[35:0]
CS[2:0]
CS[2:0]
RST
RST
CLK
CLK
WE
CE
CE
Single Port RAM
ROM
EBR
EBR
DO[35:0]
DO[35:0]
2-13
ADW[12:0]
DOA[17:0]
ADA[12:0]
DIA[17:0]
CSA[2:0]
DI[35:0]
CS[2:0]
CLKW
CLKA
RSTA
CEW
WEA
CEA
RST
WE
Pseudo-Dual Port RAM
True Dual Port RAM
EBR
EBR
LatticeECP/EC Family Data Sheet
ADB[12:0]
DIB[17:0]
CEB
CLKB
RSTB
WEB
CSB[2:0]
DOB[17:0]
ADR[12:0]
DO[35:0]
CER
CLKR
Architecture
Related parts for LFEC15E-4FN484I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFEC15E-3FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 10.2KLUTS 288I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFEC15E-5F484C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeEC Family 15400 Cells 420MHz 130nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFEC15E-5FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA LatticeEC Family 15400 Cells 420MHz 130nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
Lattice
Datasheet:
![LFEC15E-3F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 10.2KLUTS 288I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFEC15E-4F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 10.2KLUTS 288I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFEC15E-4FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 10.2KLUTS 288I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFEC15E-5FN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 10.2KLUTS 195I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFEC15E-3FN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.3KLUTS 256FPBGA
Manufacturer:
Lattice
Datasheet:
![LFEC15E-4FN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.3KLUTS 256FPBGA
Manufacturer:
Lattice
Datasheet:
![LFEC15E-3FN256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.3KLUTS 256FPBGA
Manufacturer:
Lattice
Datasheet:
![LFEC15E-3FN484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.3KLUTS 484FPBGA
Manufacturer:
Lattice
Datasheet:
![LFEC15E-4FN256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.3KLUTS 256FPBGA
Manufacturer:
Lattice
Datasheet:
![LFEC15E-4F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 195 I/O
Manufacturer:
Lattice
![LFEC15E-5F256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs
Manufacturer:
Lattice
![LFEC15E-3F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 195 I/O
Manufacturer:
Lattice