LE79231FQC Zarlink, LE79231FQC Datasheet
LE79231FQC
Specifications of LE79231FQC
Related parts for LE79231FQC
LE79231FQC Summary of contents
Page 1
... PLCC (Green package) 2 32-pin QFN Le79231QC 2 Le79231FQC 32-pin QFN (Green package) 1. Green package meets RoHS Directive 2002/95/EC of the European Council to minimize the environmental impact of electrical equipment. 2. Due to size constraints, QFN devices are marked by omitting the “Le” prefix. For example, Le79231QC is marked 79231QC. ...
Page 2
... Timing Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 Application Circuit .19 External Ringing Line card Schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19 Line card Parts List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20 Physical Dimensions .21 32-Pin PLCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21 32-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23 Revision A to Revision .23 Revision B to Revision .23 Revision C to Revision .23 Revision D to Revision .23 Revision .23 Revision .23 2 Zarlink Semiconductor Inc. ...
Page 3
... PRODUCT DESCRIPTION Zarlink’s VoiceEdge family voice chip sets integrate all the functions of the subscriber line. Two chip types are used to — implement the line card an Le79231 ISLIC device and a VE790 series ISLAC device. These provide the following basic functions: 1 ...
Page 4
... The user can choose to send the measurement data directly to a higher level processor by way of the PCM voice channel. Both longitudinal and metallic resistance and capacitance can be measured, which allows leakage resistance, line capacitance, and telephones to be identified. *Note channel number ) Zarlink Semiconductor Inc. ...
Page 5
... VBL R3 RYE R2 R1 Power amplifiers positive supply BGND A Amplifier VREF + - B Amplifier To Power Amplifiers Decoder RD1 RD2 RD3 Control Register Demux Zarlink Semiconductor Inc. RSN + - + VTX - + + β = VSAB 0.01 - VREF VREF VREF Gain/Level Shift VLB Thermal Shutdown IMT 600 600 IA IB ILG ...
Page 6
... Line and ringer capacitance – Loop resistance • Integrated self-test features — Echo gain, distortion, and noise • Guaranteed performance over commercial and industrial temperature ranges. • three relay drivers per Le79231 ISLIC device – Configurable as test load switches 6 Zarlink Semiconductor Inc. ...
Page 7
... Networks and A3 Protection Le79231 7 Le79231 AGND1 AGND2 7 Le79231 3 7 Le79231 R REF R SHB BATH R BATL 7 Zarlink Semiconductor Inc. 4 VCCA LD1 VCCD DGND1 VREF DGND2 4 IO(1-4) LD2 TSCA/G TSCB DRA/DD LD3 DRB Quad P1-P3 DXB ISLAC Le79Q224x DXA/DU LD4 DCLK/S0 PCLK/FS MCLK FS/DCL ...
Page 8
... The thermally enhanced QFN package features an exposed pad on the underside which must be electrically tied to VBH. Figure 1. Le79231JC RYE TMS 9 32-Pin PLCC TMP 10 TMN Figure 2. Le79231QC RYE 32-Pin QFN TMS 5 TMP 6 TMN Exposed Pad Zarlink Semiconductor Inc IMT 27 ILG 26 CREF 25 RSVD 24 HPB 23 HPA 22 VTX IMT 23 22 ILG CREF 21 20 RSVD HPB 19 18 HPA VTX 17 16 ...
Page 9
... The metallic current between AD and BD is equal to 500 times the current into this pin. Networks that program receive gain and two-wire impedance connect to this node. This input virtual potential of VREF. These pins are used during Zarlink testing. In the application, these pins must be left floating. Emitter connection for R2 and R3. Normally connected to relay ground. ...
Page 10
... C –40° to +85° 95% –0 +0.4 to –70 V – VBH – BGND + 1 VBH – BGND + 5 VBH – BGND + 10 VBH – BGND + 15 Ipeak = ±5 mA Ipeak = ±12 ± 150 mA –0.4 to VCC + 0.4 V 1.67 W 3.00 W 1.33 W 2.40 W JESD22 Class 1C compliant 10 Zarlink Semiconductor Inc. ...
Page 11
... Operating Ranges Zarlink guarantees the performance of this device over commercial (0 to 70º C) and industrial (-40 to 85ºC) temperature ranges by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore GR-357-CORE Component Reliability Assurance Requirements for Telecommunications Equipment ...
Page 12
... VLB = VREF ±1 V ILOOP = 10 mA 275 ILONG = 10 mA 565 Active modes Incremental DC current gain 462.5 Disconnect, ISA = 2 mA Disconnect, ISB = –40° C +25° C +85° Zarlink Semiconductor Inc Ω RT Network Typ Max Unit VBH–6 VBH–7 55.5 51 55.5 15 16. Ω 250 ...
Page 13
... R2,R3 Off Leakage Zener Break Over Zener On Voltage R2 Condition Min 25 mA/relay sink 40 mA/ relay sink R2,R3 = BGND RYE = VBH Iz = 100 µA 6 Figure 3. Relay Drivers RYE A. Relay Driver Configuration R1 BGND B. Ring Relay 13 Zarlink Semiconductor Inc. Typ Max Unit Note 0.4 0 0.8 1.0 0 100 µA 7 ...
Page 14
... 200 to 1000 –40° to 85° 3400 kHz 50 to 3400 kHz Active mode 20 Freq = 12 kHz 2.8 Vrms Freq = 16 kHz 40 metering load = 200 Ω 14 Zarlink Semiconductor Inc. Typ Max Unit Note 1 2 Ω Ω 70 135 –13.98 –13.83 2 –13.98 –13.78 +.10 2 +.15 +0 ...
Page 15
... BGND Channel A power amplifier shut down High Battery Fixed longitudinal voltage of –28 V (BATH) and BGND AD and BD at High-Impedance, Low Battery Channel A and B power amplifiers shut selection at VBL down 15 Zarlink Semiconductor Inc. Min Typ Max Unit 1 100 µA VBH/200 kΩ ...
Page 16
... In the On-Hook Transmission, Fixed Longitudinal Voltage mode, battery connections are as shown in Table 1. The longitudinal voltage is fixed at the voltage shown in safety specifications for some classes of products. 16 Zarlink Semiconductor Inc. Connection to RMGPi & RMGLi Operating Mode Resistors A and B Amplifier A and B Amplifier ...
Page 17
... Rise time Le79231 ISLIC device LD pin Fall time Le79231 ISLIC device LD pin LD minimum pulse width P1–3 data Setup time P1–3 data hold time Max P1–3 data delay – 3 pins 17 Zarlink Semiconductor Inc. Description • (I – 5 mA) < (S – – 2 TMG L BAT ...
Page 18
... V state, thus protecting the Le79231 ISLIC device and the line 187.5 µ State Data Relay Data DETAIL A tr SLD t SLDPW SDXSU t SDXD 18 Zarlink Semiconductor Inc. S Write State Register Lock Registers Write Relay Register New State Data Write State Register tf SLD Write Relay Register t SDXHD Relay driver response ...
Page 19
... P1 VBL P2 P3 RSVD2 RYE VBP R2H R3H R1 BGND RSVD *Connections shown for one channel **DT2i is optional - Should be put if Le79R251 is used. RSRBi RSRC 19 Zarlink Semiconductor Inc. RRXi VOUTi DGND RHLai RHLbi AGND VHLi RHLdi CHLdi VREF VCCA VSABi VCCD VINi U2 Le79Q224x or Le5822x ...
Page 20
... V Coil 20 Zarlink Semiconductor Inc. Comments codec Transient Voltage Suppressor, Power 80 V Innovations 100 response time 2 W Fusible or PTC protection resistors 1/4 W Sense resistors 1/8 W Impedance control resistor 1/8 W Receive path gain resistor ...
Page 21
... Exact shape of this feature is optional. 0.550 0.553 0.255 REF 5 Details of pin 1 identifier are optional but must be located -- 10 deg within the zone indicated. 6 Sum of DAM bar protrusions to be 0.007 max per lead. 7 Controlling dimension : Inch. 8 Reference document : JEDEC MS-016 32-Pin PLCC 21 Zarlink Semiconductor Inc. ...
Page 22
... The Terminal #1 identifier may be either a mold or marked feature. 5.90 5. Coplanarity applies to the exposed pad as well as the terminals. 6. Reference Document: JEDEC MO-220. 0.63 7. Lead width deviates from the JEDEC MO-220 standard. 0.05 32-Pin QFN 22 Zarlink Semiconductor Inc degrees. ...
Page 23
... Package Assembly, on page 10 • Modified external ringing schematic and BOM (removed CSS capacitor) • Updated QFN Physical Dimensions drawing Revision • Enhanced format of package drawings in • Added new headers/footers due to Zarlink purchase of Legerity on August 3, 2007 > Physical Dimensions, on page 21 23 Zarlink Semiconductor Inc. ...
Page 24
... Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned ...