A25L020M-F AMIC, A25L020M-F Datasheet - Page 21
![58T1302](/photos/18/98/189855/ge8sop05-40_sml.jpg)
A25L020M-F
Manufacturer Part Number
A25L020M-F
Description
58T1302
Manufacturer
AMIC
Datasheet
1.A25L020-F.pdf
(44 pages)
Specifications of A25L020M-F
Memory Type
Flash
Memory Size
2Mbit
Memory Configuration
2M X 1
Interface Type
Serial, SPI
Clock Frequency
100MHz
Supply Voltage Range
2.7V To 3.6V
Memory Case Style
SOIC
No. Of Pins
8
Rohs Compliant
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A25L020M-F
Manufacturer:
AMIC
Quantity:
20 000
Sector Erase (SE)
The Sector Erase (SE) instruction sets to 1 (FFh) all bits
inside the chosen sector. Before it can be accepted, a Write
Enable (WREN) instruction must previously have been ex-
ecuted. After the Write Enable (WREN) instruction has been
decoded, the device sets the Write Enable Latch (WEL).
The Sector Erase (SE) instruction is entered by driving Chip
Select (
Data Input (DIO). Chip Select (
entire duration of the sequence.
The instruction sequence is shown in Figure 13. Chip Select
(
code has been latched in, otherwise the Sector Erase
Figure 13. Sector Erase (SE) Instruction Sequence
(December, 2010, Version 1.6)
S
) must be driven High after the eighth bit of the instruction
S
) Low, followed by the instruction code on Serial
DIO
C
S
Note: Address bits A23 to A18 are Don’t Care, for A25L020.
Address bits A23 to A17 are Don’t Care, for A25L010.
Address bits A23 to A16 are Don’t Care, for A25L512
S
0 1
) must be driven Low for the
2 3 4
Instruction
5 6
7
MSB
23
23
8
20
22 21
instruction is not executed. As soon as Chip Select (
driven High, the self-timed Sector Erase cycle (whose
duration is t
progress, the Status Register may be read to check the value
of the Write In Progress (WIP) bit. The Write In Progress
(WIP) bit is 1 during the self-timed Sector Erase cycle, and is
0 when it is completed. At some unspecified time before the
cycle is completed, the Write Enable Latch (WEL) bit is reset.
A Sector Erase (SE) instruction applied to a page which is
protected by the Block Protect (BP2, BP1, BP0) bits (see
table 1, table 2, table 3 and table 4.) is not executed.
9
24-Bit Address
10
A25L020/A25L010/A25L512 Series
3 2 1
28 29 30 31
SE
) is initiated. While the Sector Erase cycle is in
0 0
AMIC Technology Corp.
S
) is