EPM7160ELC84-12 Altera, EPM7160ELC84-12 Datasheet - Page 40
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EPM7160ELC84-12
Manufacturer Part Number
EPM7160ELC84-12
Description
MAX 7000/S/AE/B
Manufacturer
Altera
Datasheet
1.EPM7160EQC100-15.pdf
(62 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM7160ELC84-12
Manufacturer:
ALTERA
Quantity:
960
Company:
Part Number:
EPM7160ELC84-12
Manufacturer:
ALTERA
Quantity:
960
Company:
Part Number:
EPM7160ELC84-12
Manufacturer:
ALTERA30
Quantity:
75
Part Number:
EPM7160ELC84-12
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EPM7160ELC84-12/20/10
Manufacturer:
MIT
Quantity:
338
Company:
Part Number:
EPM7160ELC84-12N
Manufacturer:
ALTERA
Quantity:
1 831
MAX 7000 Programmable Logic Device Family Data Sheet
40
Notes to tables:
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
H
FSU
FH
RD
COMB
IC
EN
GLOB
PRE
CLR
PIA
LPA
Table 27. EPM7064S Internal Timing Parameters (Part 2 of 2)
These values are specified under the recommended operating conditions shown in
information on switching waveforms.
This minimum pulse width for preset and clear applies for both global clear and array controls. The t
must be added to this minimum width if the clear or reset signal incorporates the t
path.
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
The f
Operating conditions: V
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
The t
running in the low-power mode.
LPA
MAX
Register hold time
Register setup time of fast
input
Register hold time of fast
input
Register delay
Combinatorial delay
Array clock delay
Register enable time
Global control delay
Register preset time
Register clear time
PIA delay
Low-power adder
parameter must be added to the t
values represent the highest frequency for pipelined data.
Parameter
CCIO
= 3.3 V
(7)
(8)
Conditions
10% for commercial and industrial use.
LAD
, t
LAC
, t
Min Max Min Max Min Max Min Max
IC
1.7
1.9
0.6
, t
-5
EN
12.0
, t
2.7
2.6
1.6
2.0
2.0
1.2
0.9
1.1
SEXP
, t
2.0
1.8
0.7
ACL
Note (1)
-6
, and t
Speed Grade
11.0
1.6
1.0
3.3
3.2
1.9
2.4
2.4
1.3
CPPW
Table
2.0
3.0
0.5
LAD
parameters for macrocells
-7
parameter into the signal
10.0
11. See
2.0
1.0
1.0
3.0
3.0
1.0
2.0
1.0
Altera Corporation
Figure 13
3.0
3.0
0.5
-10
LPA
11.0
parameter
2.0
2.0
5.0
5.0
1.0
3.0
3.0
1.0
for more
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns