AT49BV008AT-12TC Atmel, AT49BV008AT-12TC Datasheet
AT49BV008AT-12TC
Specifications of AT49BV008AT-12TC
Available stocks
Related parts for AT49BV008AT-12TC
AT49BV008AT-12TC Summary of contents
Page 1
... The input has no effect on the operation of the device. I/O0 - I/O14 Data Inputs/Outputs I/O15 (Data Input/Output, Word Mode) I/O15 (A-1) A-1 (LSB Address Input, Byte Mode) BYTE Selects Byte or Word Mode NC No Connect 8-megabit ( 512K x 16) Flash Memory AT49BV008A AT49BV008AT AT49BV8192A AT49BV8192AT AT49LV8192A AT49LV8192AT Rev. 1049J–FLASH–05/02 1 ...
Page 2
... The device contains a user-enabled “boot block” protection feature. Two versions of the feature are available: the AT49BV008A/8192A locates the boot block at lowest order addresses (“bottom boot”); the AT49BV008AT/8192AT locates it at highest order addresses (“top boot”). To allow for simple in-system reprogrammability, the AT49BV008A(T)/8192A(T) does not require high input voltages for programming. Reading data out of the device is simi- lar to reading from an EPROM ...
Page 3
... MAIN MEMORY (496K WORDS) 03FFF PARAMETER BLOCK 2 4K WORDS 02FFF PARAMETER BLOCK 1 4K WORDS 01FFF BOOT BLOCK 8K WORDS 00000 AT49BV008A(T)/8192A(T) AT49BV008AT DATA INPUTS/OUTPUTS I/O0 - I/O7 INPUT/OUTPUT BUFFERS PROGRAM DATA LATCHES Y-GATING FFFFF BOOT BLOCK 16K BYTES 08000 FC000 FBFFF PARAMETER ...
Page 4
... BYTE/WORD PROGRAMMING: Once a memory block is erased programmed (to a logic “0” byte-by-byte or word-by-word basis. Programming is accomplished via AT49BV008A(T)/8192A( 1049J–FLASH–05/02 ...
Page 5
... AT49BV008A and AT49BV/LV8192A; FC002H for the AT49BV008AT; and 7E002H for the AT49BV/LV8192AT. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been enabled and the block cannot be programmed ...
Page 6
... If the alternate pin definition is used, the programming algo- rithm must be modified as shown in the Command Definition for Alternate Pin Definition table on page 8. AT49BV008A(T)/8192A(T) 6 sense level, the device will automatically time-out 10 ms (typical) CC sense power on delay: once 1049J–FLASH–05/02 ...
Page 7
... The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don’t Care); I/O7 - I/O0 (Hex) The ADDRESS FORMAT in each bus cycle is as follows: A15 - A0 (Hex), A-1, and A15 - A18 (Don’t Care) 2. The boot sector has the address range AT49BV008AT; 00000H to 01FFFH for the AT49BV/LV8192A; and 7E000H to 7FFFFH for the AT49BV/LV8192AT . ...
Page 8
... For the AT49BV008A SA = 02XXX for BOOT BLOCK SA = 04XXX for PARAMETER BLOCK 06XXX for PARAMETER BLOCK FEXXX for MAIN MEMORY ARRAY For the AT49BV008AT SA = FEXXX for BOOT BLOCK SA = FAXXX for PARAMETER BLOCK F8XXX for PARAMETER BLOCK F6XXX for MAIN MEMORY ARRAY Absolute Maximum Ratings* Temperature under Bias ................................ -55° ...
Page 9
... X can Refer to AC programming waveforms 12.0V ± 0.5V Manufacturer Code: 001FH Device Code: 22H (AT49BV008A); 00A0H (AT49BV/LV8192A); 21H (AT49BV008AT); 00A3H (AT49BV/LV8192AT) 5. See details under “Software Product Identification Entry/Exit” on page 15. DC Characteristics Symbol Parameter I Input Load Current LI I Output Leakage Current ...
Page 10
... ACC after the falling edge of CE without impact pF). L -10 -11 -12 Max Min Max Min 100 110 100 110 800 800 ACC after an address change CE ACC OE Max Units 120 ns 120 800 ns 1049J–FLASH–05/02 ...
Page 11
... Input Test Waveforms and Measurement Level t Output Test Load Pin Capacitance ( MHz 25°C Symbol Typ OUT Note: 1. This parameter is characterized and is not 100% tested. 1049J–FLASH–05/ < Max 6 12 AT49BV008A(T)/8192A(T) Units Conditions OUT = ...
Page 12
... Address Hold Time AH t Chip Select Setup Time CS t Chip Select Hold Time CH t Write Pulse Width ( Data Setup Time Data, OE Hold Time DH OEH t Write Pulse Width High WPH AC Byte/Word Load Waveforms WE Controlled CE Controlled AT49BV008A(T)/8192A(T) 12 Min Max Units 1049J–FLASH–05/02 ...
Page 13
... For chip erase, the address should be 5555. For sector erase, the address depends on what sector erased. (See note 4 under Command Definitions.) 3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H. 1049J–FLASH–05/02 PROGRAM CYCLE t WP ...
Page 14
... Beginning and ending state of I/O6 will vary. 3. Any address location may be used but the address should not vary. AT49BV008A(T)/8192A(T) 14 (1) (1) Min Typ Max Min Typ Max 10 10 150 0 specification must be met by the toggling OEHP 1049J–FLASH–05/02 Units Units ...
Page 15
... The device does not remain in identification mode if powered down. 4. The device returns to standard operation mode. 5. Manufacturer Code: 001FH Device Code: 22H (AT49BV008A); 00A0H (AT49BV/LV8192A); 21H (AT49BV008AT); 00A3H (AT49BV/LV8192AT) 6. Either one of the Product ID Exit commands can be used the alternate pin definition is used, 5555 should be replaced with A555, 2AAA should be replaced with 5AAA. 1049J– ...
Page 16
... Plastic Thin Small Outline Package (TSOP) 48T 48-lead, Plastic Thin Small Outline Package (TSOP) AT49BV008A(T)/8192A(T) 16 Ordering Code Package AT49BV008A-90TI 40T AT49BV008AT-90CI 48C1 AT49BV008A-12TI 40T AT49BV008AT-12CI 48C1 Ordering Code Package AT49LV8192A-70TC 48T AT49LV8192AT-70TC 48T AT49LV8192A-90TC 48T AT49LV8192AT-90TC 48T AT49BV8192AT-90CI 48C1 ...
Page 17
... Packaging Information 48C1 – CBGA Dimensions in Millimeters and (Inches). Controlling dimension: millimeters. 0.875 (0.034) REF 0.75 (0.0295) BSC NON-ACCUMULATIVE NON-ACCUMULATIVE TITLE 2325 Orchard Parkway San Jose, CA 95131 R 1049J–FLASH–05/02 7.10(0.280) 6.90(0.272 7.10(0.280) 6.90(0.272) TOP VIEW 5.25 (0.207 0.75 (0.0295) BSC BOTTOM VIEW 48C1, 48-ball ( Array) 0 ...
Page 18
... A1 0.05 – 0.15 A2 0.95 1.00 1.05 D 19.80 20.00 20.20 D1 18.30 18.40 18.50 Note 2 E 9.90 10.00 10.10 Note 2 L 0.50 0.60 0.70 L1 0.25 BASIC b 0.17 0.22 0.27 c 0.10 – 0.21 e 0.50 BASIC DRAWING NO. 40T 1049J–FLASH–05/02 10/18/01 REV. B ...
Page 19
... This package conforms to JEDEC reference MO-142, Variation DD. 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion 0.15 mm per side and 0.25 mm per side. 3. Lead coplanarity is 0.10 mm maximum. TITLE 2325 Orchard Parkway San Jose, CA 95131 R 1049J–FLASH–05/02 PIN 1 0º ~ 8º SEATING PLANE ...
Page 20
... No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical components in life support devices or systems. ...