M24C08-MN6T STMicroelectronics, M24C08-MN6T Datasheet - Page 15

no-image

M24C08-MN6T

Manufacturer Part Number
M24C08-MN6T
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of M24C08-MN6T

Density
8Kb
Interface Type
Serial (I2C)
Organization
1Kx8
Access Time (max)
900ns
Frequency (max)
400KHz
Write Protection
Yes
Data Retention
40Year
Operating Supply Voltage (typ)
5V
Operating Temp Range
-40C to 85C
Supply Current
2mA
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
8
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24C08-MN6T
Manufacturer:
TI
Quantity:
25 000
Part Number:
M24C08-MN6T
Manufacturer:
ST
Quantity:
1 000
Part Number:
M24C08-MN6T
Manufacturer:
ST
0
Part Number:
M24C08-MN6T
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C08-MN6T / LBA
Manufacturer:
ST
0
Part Number:
M24C08-MN6T(5V)
Manufacturer:
ST
0
Part Number:
M24C08-MN6T/LBA
Manufacturer:
ST
0
M24C16, M24C08, M24C04, M24C02, M24C01
3.6.2
Page Write
The Page Write mode allows up to 16 bytes to be written in a single Write cycle, provided
that they are all located in the same page in the memory: that is, the most significant
memory address bits are the same. If more bytes are sent than will fit up to the end of the
page, a condition known as ‘roll-over’ occurs. This should be avoided, as data starts to
become overwritten in an implementation dependent way.
The bus master sends from 1 to 16 bytes of data, each of which is acknowledged by the
device if Write Control (WC) is Low. If the addressed location is Write-protected, by Write
Control (WC) being driven High (during the period from the Start condition until the end of
the address byte), the device replies to the data bytes with NoAck, as shown in
and the locations are not modified. After each byte is transferred, the internal byte address
counter (the 4 least significant address bits only) is incremented. The transfer is terminated
by the bus master generating a Stop condition.
Figure 8.
WC
Byte Write
WC
Page Write
WC (cont'd)
Page Write
(cont'd)
Write mode sequences with WC = 0 (data write enabled)
Dev Select
Dev Select
ACK
Doc ID 5067 Rev 13
Data in N
R/W
R/W
ACK
ACK
Byte address
Byte address
ACK
ACK
ACK
Data in 1
Data in
ACK
ACK
Data in 2
Device operation
ACK
Data in 3
Figure
AI02804c
7,
15/40

Related parts for M24C08-MN6T