CY62147DV30L-55ZSXI Cypress Semiconductor Corp, CY62147DV30L-55ZSXI Datasheet
![](/photos/31/34/313456/44pin_tsop_sml.jpg)
CY62147DV30L-55ZSXI
Specifications of CY62147DV30L-55ZSXI
Related parts for CY62147DV30L-55ZSXI
CY62147DV30L-55ZSXI Summary of contents
Page 1
... Down Circuit Note: 1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com. Cypress Semiconductor Corporation Document #: 38-05340 Rev. *F 4-Mbit (256K x 16) Static RAM vanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL applications such as cellular telephones ...
Page 2
... Industrial CY62147DV30LL Industrial CY62147DV30L Auto-E CY62147DV30LL Industrial CY62147DV30LL Auto-A Notes pins are not internally connected on the die. 3. DNU pins have to be left floating or tied ensure proper application Pins H1, G2, and H6 in the VFBGA package are address expansion pins for 8 Mb, 16 Mb, and 32 Mb, respectively. ...
Page 3
... Auto-A is available in –70 and Auto-E is available in –55. Document #: 38-05340 Rev. *F Output Current into Outputs (LOW)............................. 20 mA Static Discharge Voltage........................................... >2001V (per MIL-STD-883, Method 3015) Latch-up Current...................................................... >200 mA Operating Range Device + 0.3V CC(MAX) CY62147DV30L + 0.3V CC(MAX) CY62147DV30LL + 0.3V CC(MAX) –45 Min. Typ 2.20V 2 2.70V 2 ...
Page 4
Capacitance (for all packages) Parameter Description C Input Capacitance IN C Output Capacitance OUT [10] Thermal Resistance Parameter Description Θ Thermal Resistance JA (Junction to Ambient) Θ Thermal Resistance JC (Junction to Case) AC Test Loads and Waveforms R1 ...
Page 5
Switching Characteristics Over the Operating Range Parameter Description Read Cycle t Read Cycle Time RC t Address to Data Valid AA t Data Hold from Address Change OHA t CE LOW to Data Valid ACE t OE LOW to Data ...
Page 6
Switching Waveforms Read Cycle 1 (Address Transition Controlled) ADDRESS DATA OUT PREVIOUS DATA VALID [19, 20] Read Cycle No. 2 (OE Controlled) ADDRESS CE t ACE OE BHE/BLE t LZOE t DBE t LZBE HIGH IMPEDANCE DATA OUT t LZCE ...
Page 7
Switching Waveforms (continued) [17, 21, 22] Write Cycle No. 1 (WE Controlled) ADDRESS BHE/BLE OE 23 DATA I/O NOTE t HZOE [17, 21, 22] Write Cycle No. 2 (CE Controlled) ADDRESS CE WE BHE/BLE OE DATA ...
Page 8
Switching Waveforms (continued) Write Cycle No. 3 (WE Controlled, OE LOW) ADDRESS CE BHE/BLE NOTE 23 DATAI/O t Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) ADDRESS CE BHE/BLE DATA I/O NOTE 23 Document ...
Page 9
... VFBGA CY62147DV30LL-55BVXI CY62147DV30LL-55ZSXI 51-85087 44-pin TSOP II (Pb-free) CY62147DV30L-55BVXE 51-85150 48-ball (6 mm × 8mm × 1 mm) VFBGA (Pb-free) CY62147DV30L-55ZSXE 51-85087 44-pin TSOP II (Pb-free) 70 CY62147DV30LL-70BVI 51-85150 48-ball (6 mm × 8mm × 1 mm) VFBGA CY62147DV30LL-70BVXA Document #: 38-05340 Rev. *F ...
Page 10
Package Diagram TOP VIEW A1 CORNER 6.00±0.10 SEATING PLANE C Document #: 38-05340 Rev. *F 48-ball VFBGA ( mm) (51-85150) ...
Page 11
... Document #: 38-05340 Rev. *F © Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress ...
Page 12
Document History Page Document Title:CY62147DV30 MoBL Document Number: 38-05340 Orig. of REV. ECN NO. Issue Date Change ** 127481 06/17/03 *A 131010 01/23/04 *B 213252 See ECN *C 257349 See ECN *D 316039 See ECN *E 330365 See ECN *F ...