CY29946AI Cypress Semiconductor Corp, CY29946AI Datasheet - Page 2

• Manufacturer Part Number: CY29946AI
• Manufacturer: Cypress Semiconductor Corp
• Type: Clock Dividerr

Specifications of CY29946AI

• Number Of Clock Inputs: 2
• Mode Of Operation: Single-Ended
• Output Frequency: 200MHz
• Output Logic Level: LVCMOS/LVTTL
• Operating Supply Voltage (min): 2.375V
• Operating Supply Voltage (typ): 2.5/3.3V
• Operating Supply Voltage (max): 3.63V
• Package Type: TQFP
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Signal Type: LVCMOS/LVTTL
• Mounting: Surface Mount
• Pin Count: 32
• Quiescent Current: 7mA
• Lead Free Status / Rohs Status: Not Compliant

Document #: 38-07286 Rev. *D
Pin Description
Note:
3, 4
26, 28, 30
19, 21, 23
10, 12, 14, 16
5, 6, 7
1
32
9, 13, 17, 18,
22, 25, 29
2
8, 11, 15, 20,
24, 27, 31
1. PD = Internal pull-down. PU = Internal pull-up.
Pin
TCLK_SEL
DSEL(A:C)
[1]
TCLK(0,1)
MR/OE#
QC(0:3)
QA(2:0)
QB(2:0)
VDDC
Name
VDD
VSS
VDDC
VDDC
VDDC
PWR
I, PU External Reference/Test Clock Input
I, PD Divider Select Inputs. When HIGH, selects ÷2 input divider. When
I, PD TCLK Select Input. When LOW, TCLK0 clock is selected and when
I, PD Output Enable Input. When asserted LOW, the outputs are enabled
I/O
O
O
O
Clock Outputs
Clock Outputs
Clock Outputs
LOW, selects ÷1 input divider.
HIGH TCLK1 is selected.
and when asserted HIGH, internal flip-flops are reset and the outputs
are three-stated. If more than 1 Bank is being used in /2 Mode, a reset
must be performed (MR/OE# Asserted High) after power-up to ensure
all internal flip-flops are set to the same state.
2.5V or 3.3V Power Supply for Output Clock Buffers
2.5V or 3.3V Power Supply
Common Ground
Description
CY29946
Page 2 of 6