M30620FCPGP Renesas Electronics America, M30620FCPGP Datasheet - Page 33

no-image

M30620FCPGP

Manufacturer Part Number
M30620FCPGP
Description
Manufacturer
Renesas Electronics America
Datasheet

Specifications of M30620FCPGP

Cpu Family
M16C
Device Core Size
16/32Bit
Frequency (max)
24MHz
Interface Type
I2C/IEBus/UART
Program Memory Type
Flash
Program Memory Size
128KB
Total Internal Ram Size
10KB
# I/os (max)
87
Number Of Timers - General Purpose
11
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
3.3V
On-chip Adc
26-chx10-bit
On-chip Dac
2-chx8-bit
Instruction Set Architecture
CISC
Operating Temp Range
-20C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
LQFP
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30620FCPGP
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
M30620FCPGP
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
M30620FCPGP
Manufacturer:
MIT
Quantity:
1 000
Part Number:
M30620FCPGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30620FCPGP
Quantity:
1 300
Part Number:
M30620FCPGP U5C
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
M30620FCPGP#D3C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30620FCPGP#U3C
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
M30620FCPGP#U3C
Manufacturer:
Renesas
Quantity:
981
Part Number:
M30620FCPGP#U3C
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30620FCPGP#U7
Manufacturer:
DIBCOM
Quantity:
2
M16C/62P Group (M16C/62P, M16C/62PT)
Rev.2.41
REJ03B0001-0241
2.2
2.3
2.4
2.5
2.6
2.7
2.8
2.8.1
2.8.2
2.8.3
2.8.4
2.8.5
2.8.6
2.8.7
The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative
addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0.
In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).
FB is configured with 16 bits, and is used for FB relative addressing.
INTB is configured with 20 bits, indicating the start address of an interrupt vector table.
PC is configured with 20 bits, indicating the address of an instruction to be executed.
Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.
Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.
SB is configured with 16 bits, and is used for SB relative addressing.
FLG consists of 11 bits, indicating the CPU status.
This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.
The D flag is used exclusively for debugging purpose. During normal use, it must be set to “0”.
This flag is set to “1” when an arithmetic operation resulted in 0; otherwise, it is “0”.
This flag is set to “1” when an arithmetic operation resulted in a negative value; otherwise, it is “0”.
Register bank 0 is selected when this flag is “0” ; register bank 1 is selected when this flag is “1”.
This flag is set to “1” when the operation resulted in an overflow; otherwise, it is “0”.
This flag enables a maskable interrupt.
Maskable interrupts are disabled when the I flag is “0”, and are enabled when the I flag is “1”. The I flag
is cleared to “0” when the interrupt request is accepted.
Address Registers (A0 and A1)
Frame Base Register (FB)
Interrupt Table Register (INTB)
Program Counter (PC)
User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
Static Base Register (SB)
Flag Register (FLG)
Jan 10, 2006
Carry Flag (C Flag)
Debug Flag (D Flag)
Zero Flag (Z Flag)
Sign Flag (S Flag)
Register Bank Select Flag (B Flag)
Overflow Flag (O Flag)
Interrupt Enable Flag (I Flag)
Page 31 of 96
2. Central Processing Unit (CPU)

Related parts for M30620FCPGP