CY7C344-25PC Cypress Semiconductor Corp, CY7C344-25PC Datasheet - Page 4

• Manufacturer Part Number: CY7C344-25PC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C344-25PC

• Family Name: MAX®
• Memory Type: EPROM
• # Macrocells: 32
• Number Of Usable Gates: 600
• Frequency (max): 62.5MHz
• Propagation Delay Time: 25ns
• Number Of Logic Blocks/elements: 1
• # I/os (max): 16
• Operating Supply Voltage (typ): 5V
• In System Programmable: No
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Through Hole
• Pin Count: 28
• Package Type: PDIP
• Lead Free Status / Rohs Status: Not Compliant

Document #: 38-03006 Rev. *B
External Synchronous Switching Characteristics
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Notes:
10. This parameter is the delay associated with an input signal applied to a dedicated input pin to combinatorial output on any output pin. This delay assumes
11. This parameter is the delay associated with an input signal applied to an I/O macrocell pin to any output pin. This delay assumes expander terms are used to
12. This specification is a measure of the delay from synchronous register clock input to internal feedback of the register output signal to a combinatorial output for
PD1
PD2
PD3
PD4
EA
ER
CO1
CO2
S
H
WH
WL
RW
RR
RO
PW
PR
8. This parameter is the delay from an input signal applied to a dedicated input pin to a combinatorial output on any output pin. This delay assumes no expander
9. This parameter is the delay associated with an input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to
terms are used to form the logic function.
form the logic function.
expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter
is tested periodically by sampling production material.
form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by
sampling production material.
which the registered output signal is used as an input. This parameter assumes no expanders are used in the logic of the combinatorial output and the register
is synchronously clocked. This parameter is tested periodically by sampling production material.
Dedicated Input to Combinatorial Output Delay
I/O Input to Combinatorial Output Delay
Dedicated Input to Combinatorial Output Delay
with Expander Delay
I/O Input to Combinatorial Output Delay with
Expander Delay
Input to Output Enable Delay
Input to Output Disable Delay
Synchronous Clock Input to Output Delay
Synchronous Clock to Local Feedback to
Combinatorial Output
Dedicated Input or Feedback Set-Up Time to
Synchronous Clock Input
Input Hold Time from Synchronous Clock Input
Synchronous Clock Input HIGH Time
Synchronous Clock Input LOW Time
Asynchronous Clear Width
Asynchronous Clear Recovery Time
Asynchronous Clear to Registered Output
Delay
Asynchronous Preset Width
Asynchronous Preset Recovery Time
[4]
[4, 11]
[10]
[4, 12]
Description
[4]
[4]
USE ULTRA37000
[4]
[4]
ALL NEW DESIGNS
[4]
[4]
[4]
[4]
[9]
[8]
[7]
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l/Ind
Mil
Com’l /Ind
Mil
Com’l /Ind
Mil
Over Operating Range
TM
FOR
Min.
10
10
20
20
20
20
20
20
20
20
7C344-15
0
0
6
6
6
6
Max.
15
15
15
15
30
30
30
30
20
20
20
20
10
10
20
20
15
15
[7]
Min.
12
12
20
20
20
20
20
20
20
20
7C344-20
0
0
7
7
7
7
Max.
20
20
20
20
30
30
30
30
20
20
20
20
12
12
22
22
20
20
Min.
15
15
25
25
25
25
25
25
25
25
7C344-25
0
0
8
8
8
8
CY7C344
Page 4 of 15
Max.
25
25
25
25
40
40
40
40
25
25
25
25
15
15
29
29
25
25
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns