LFE2M70E-7FN900C Lattice, LFE2M70E-7FN900C Datasheet - Page 88
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE2M70E-7FN900C
Manufacturer Part Number
LFE2M70E-7FN900C
Description
IC FPGA 50KLUTS 410I/O 900-BGA
Manufacturer
Lattice
Datasheet
1.LFE2-12E-5FN256C.pdf
(385 pages)
Specifications of LFE2M70E-7FN900C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
220-1220
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2M70E-7FN900C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 88 of 385
- Download datasheet (3Mb)
Lattice Semiconductor
DLL Timing
f
f
f
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
1. CLKOP runs at the same frequency as the input clock.
2. CLKOS minimum frequency is obtained with divide by 4.
3. This is intended to be a “path-matching” design guideline and is not a measurable specification.
Timing v.A 0.11
Parameter
REF
FB
CLKOP
CLKOS
PJIT
CYJIT
DUTY
DUTYTRD
DUTYCIR
SKEW
PWH
PWL
R
INSTB
LOCK
RSWD
PA
RANGE1
RANGE4
, t
F
3
1
2
Input reference clock frequency (on-chip or off-chip)
Feedback clock frequency (on-chip or off-chip)
Output clock frequency, CLKOP
Output clock frequency, CLKOS
Output clock period jitter (clean input)
Output clock cycle to cycle jitter (clean input)
Output clock duty cycle (at 50% levels, 50% duty cycle input clock,
50% duty cycle circuit turned off, time reference delay mode)
Output clock duty cycle (at 50% levels, arbitrary duty cycle input
clock, 50% duty cycle circuit enabled, time reference delay mode)
Output clock duty cycle (at 50% levels, arbitrary duty cycle input
clock, 50% duty cycle circuit enabled, clock injection removal
mode)
Output clock to clock skew between two outputs with the same
phase setting
Input clock minimum pulse width high (at 80% level)
Input clock minimum pulse width low (at 20% level)
Input clock rise and fall time (20% to 80% levels)
Input clock period jitter
DLL lock time
Digital reset minimum pulse width (at 80% level)
Delay step size
Max. delay setting for single delay block (144 taps)
Max. delay setting for four chained delay blocks
Over Recommended Operating Conditions
Description
3-37
DC and Switching Characteristics
LatticeECP2/M Family Data Sheet
18,500
2.376
9.504
Min.
16.5
100
100
100
750
750
25
35
40
40
—
—
—
3
Typ.
42
24
—
—
—
—
—
—
—
—
—
—
—
—
6
34.214
+/-250
8.553
Max.
59.4
500
500
500
500
250
250
100
65
60
60
—
—
—
—
1
ps p-p
ps p-p
cycles
Units
MHz
MHz
MHz
MHz
ps
ps
ps
ns
ps
ns
ps
ns
ns
%
%
%
Related parts for LFE2M70E-7FN900C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE2M70E-5F900I](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![LFE2M70E-5FN900C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2M FPGA, 420MHZ, FPBGA-900
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2M70E-6FN900C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2M FPGA, 420MHZ, FPBGA-900
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2M70E-6FN900I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 410I/O 900-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2M70E-5FN1152C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 67KLUTS 1152FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE2M70E-5FN900I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 67KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE2M70E-6FN1152C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 67KLUTS 1152FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE2M70E-5FN1152I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 67KLUTS 1152FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE2M70E-7FN1152C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 67KLUTS 1152FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE2M70E-5F1152C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 67K LUTs 430 I/O Memry DSP 1.2V -5Spd
Manufacturer:
Lattice
![LFE2M70E-7F1152C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 67K LUTs 430 I/O Memry DSP 1.2V -7Spd
Manufacturer:
Lattice
![LFE2M70E-5F1152I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 67K LUTs 430 I/O Memry DSP 1.2V -5Spd
Manufacturer:
Lattice
![LFE2M70E-6F1152I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 67K LUTs 430 I/O Memry DSP 1.2V -6Spd
Manufacturer:
Lattice
![LFE2M70E-5F900C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 67K LUTs 416 I/O Memory DSP 1.2V 5SPD
Manufacturer:
Lattice