LFE2M50E-6F484I Lattice, LFE2M50E-6F484I Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE2M50E-6F484I
Manufacturer Part Number
LFE2M50E-6F484I
Description
IC FPGA 50KLUTS 270I/O 484-BGA
Manufacturer
Lattice
Datasheet
1.LFE2-12E-5FN256C.pdf
(385 pages)
Specifications of LFE2M50E-6F484I
Lead Free Status / Rohs Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2M50E-6F484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 34 of 385
- Download datasheet (3Mb)
Lattice Semiconductor
By combining input blocks of the complementary PIOs and sharing some registers from output blocks, a gearbox
function can be implemented, which takes a double data rate signal applied to PIOA and converts it as four data
streams, IPOS0A, IPOS1A, IPOS0B and IPOS1B. Figure 2-29 shows the diagram using this gearbox function. For
more information about this topic, please see information regarding additional documentation at the end of this
data sheet.
The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures ade-
quate timing when data is transferred from the DQS to the system clock domain. For further information about this
topic, see the DDR Memory section of this data sheet.
Figure 2-29. Input Register Block for Left, Right and Bottom Edges
CLK0 (of PIO B)
CLK0 (of PIO A)
DDRCLKPOL
DDRCLKPOL
(From sysIO
(From sysIO
Routing
Routing
DEL [3:0]
From
From
Buffer)
Buffer)
DEL [3:0]
Delayed
Delayed
DI
DI
DQS
DQS
CLKA
CLKB
*Shared with output register
**Selected PIO.
True PIO (A) in LVDS I/O Pair
Comp PIO (B) in LVDS I/O Pair
Dynamic Delay
Dynamic Delay
Fixed Delay
Fixed Delay
0
1
0
1
0
1
0
1
DDR Registers
DDR Registers
D
D
D
D
D-Type
D-Type
D-Type
D-Type
Q
Q
Q
Q
D1
D1
0
1
D
D
D-Type
DDRSRC
D-Type
D0
0
1
Q
Q
2-31
Gearbox Configuration Bit
D2
D0
D2
0
1
0
1
SDR & Sync
SDR & Sync
Registers
Registers
D
D
D
D
/LATCH
/LATCH
/LATCH
/LATCH
D-Type
D-Type
D-Type
D-Type
LatticeECP2/M Family Data Sheet
Q
Q
Q
Q
Note: Simplified version does not
show CE and SET/RESET details
Clock Transfer Registers
Clock Transfer Registers
D
D
D
D
D-Type*
D-Type*
D-Type*
D-Type*
Q
Q
Q
Q
INCK**
To DQS Delay Block**
INDD
IPOS0A
QPOS0A
IPOS1A
QPOS1A
INCK**
To DQS Delay Block**
INDD
IPOS0B
QPOS0B
IPOS1B
QPOS1B
Architecture
Routing
Routing
To
To
Related parts for LFE2M50E-6F484I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE2M50E-5FN900C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2M FPGA, 420MHZ, FPBGA-900
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2M50E-6FN484C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2M FPGA, 420MHZ, FPBGA-484
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2M50E-P4-EVN](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
Development Software PCI Express x4 Eval Board
Manufacturer:
Lattice
![LFE2M50E-S-EVN](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
Development Software SERDES Eval Board
Manufacturer:
Lattice
![LFE2M50E-S-EV](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools LatticeECP2M50 SERDES EVAL BRD
Manufacturer:
Lattice
![LFE2M50E-P4-EV](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools LatticeECP2M50 PCI Express x4 EVAL BRD
Manufacturer:
Lattice
![LFE2M50E-7FN672C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2M Family 48000 Cells 90nm (CMOS) Technology 1.2V 672-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2M50E-5F484C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2M Family 48000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2M50E-5FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 372I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2M50E-5FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 270I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2M50E-5FN484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 270I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2M50E-6FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 372I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2M50E-7FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 270I/O 484-BGA
Manufacturer:
Lattice
Datasheet: