LFXP20C-3F256I Lattice, LFXP20C-3F256I Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFXP20C-3F256I
Manufacturer Part Number
LFXP20C-3F256I
Description
IC FPGA 19.7KLUTS 188I/O 256-BGA
Manufacturer
Lattice
Datasheet
1.LFXP3C-3T100C.pdf
(397 pages)
Specifications of LFXP20C-3F256I
Lead Free Status / Rohs Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP20C-3F256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 8 of 397
- Download datasheet (10Mb)
Lattice Semiconductor
Lattice Semiconductor Design Floorplanning
Lattice Semiconductor FPGA Successful Place and Route
HDL Design with Lattice Semiconductor FPGA Devices ................................................................................. 15-8
Technical Support Assistance........................................................................................................................ 15-17
Introduction ...................................................................................................................................................... 16-1
Supported Architectures................................................................................................................................... 16-1
Related Documentation.................................................................................................................................... 16-1
Floorplanning Definition ................................................................................................................................... 16-1
Complex FPGA Design Management .............................................................................................................. 16-1
Floorplanning Design Flow............................................................................................................................... 16-2
When to Floorplan............................................................................................................................................ 16-2
Floorplan to Improve Design Performance ...................................................................................................... 16-3
Floorplan to Preserve Module Performance .................................................................................................... 16-3
Floorplan for Design Reuse ............................................................................................................................. 16-3
How to Floorplan a Design............................................................................................................................... 16-4
Special Floorplanning Considerations.............................................................................................................. 16-7
Summary.......................................................................................................................................................... 16-7
Technical Support Assistance.......................................................................................................................... 16-8
Introduction ...................................................................................................................................................... 17-1
ispLEVER Place and Route Software (PAR) ................................................................................................... 17-1
General Strategy Guidelines ............................................................................................................................ 17-2
Analyzing Timing Reports ................................................................................................................................ 17-6
Hierarchical Coding................................................................................................................................. 15-1
Design Partitioning .................................................................................................................................. 15-2
State Encoding Methodologies for State Machines ................................................................................ 15-3
Coding Styles for FSM ............................................................................................................................ 15-5
Using Pipelines in the Designs................................................................................................................ 15-6
Comparing IF statement and CASE statement ....................................................................................... 15-7
Avoiding Non-intentional Latches............................................................................................................ 15-8
Lattice Semiconductor FPGA Synthesis Library ..................................................................................... 15-8
Implementing Multiplexers .................................................................................................................... 15-10
Clock Dividers ....................................................................................................................................... 15-10
Register Control Signals ....................................................................................................................... 15-12
Use PIC Features.................................................................................................................................. 15-14
Implementation of Memories................................................................................................................. 15-16
Preventing Logic Replication and Limited Fanout................................................................................. 15-16
Use ispLEVER Project Navigator Results for Device Utilization and Performance .............................. 15-17
Design Performance Enhancement Strategies ....................................................................................... 16-4
Design Floorplanning Methodologies...................................................................................................... 16-4
When to use PGROUP vs. UGROUP ..................................................................................................... 16-4
Floorplanner GUI Usage ......................................................................................................................... 16-6
Embedded Block RAM Placement .......................................................................................................... 16-7
I/O Grouping............................................................................................................................................ 16-7
Large Module Grouping .......................................................................................................................... 16-7
Carry Chains and Bus Grouping ............................................................................................................. 16-7
SLICs in Groups...................................................................................................................................... 16-7
Placement ............................................................................................................................................... 17-1
Routing.................................................................................................................................................... 17-1
Timing Driven PAR Process.................................................................................................................... 17-2
Typical Design Preferences .................................................................................................................... 17-2
Proper Preferences ................................................................................................................................. 17-3
Translating Board Requirements into FPGA Preferences ...................................................................... 17-4
Example 1. Multicycle Between Two Different Clocks ............................................................................ 17-6
Example 2. CLOCK_TO_OUT with PLL Feedback................................................................................. 17-8
7
LatticeXP Family Handbook
Table of Contents
Related parts for LFXP20C-3F256I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFXP20C-3F484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19.7K LUTs 340 IO 1. 8/2.5/3.3V -3 Spd I
Manufacturer:
Lattice
![LFXP20C-3F388C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19.7K LUTs 268 IO 1. 8/2.5/3.3V -3 Spd
Manufacturer:
Lattice
![LFXP20C-3F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19.7K LUTs 340 I/O 1.8/2.5/3.3V -3 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP20C-3F388I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19.7K LUTs 268 IO 1. 8/2.5/3.3V -3 Spd I
Manufacturer:
Lattice
![LFXP20C-3FN256C](/photos/16/15/161505/landingpagelatticexp2_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19.7K LUTS 188 I/O
Manufacturer:
Lattice
Datasheet:
![LFXP20C-3F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-3FN388C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 388-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-4FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-4FN388C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 388-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-5F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 400MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-5FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 400MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-3FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 19.7KLUTS 340I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP20C-4F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 19.7KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP20C-4FN256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 19.7KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet: