M29W160ET7AZA6F Micron Technology Inc, M29W160ET7AZA6F Datasheet - Page 36
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
M29W160ET7AZA6F
Manufacturer Part Number
M29W160ET7AZA6F
Description
Manufacturer
Micron Technology Inc
Datasheet
1.M29W160ET7AZA6F.pdf
(42 pages)
Specifications of M29W160ET7AZA6F
Cell Type
NOR
Density
16Mb
Access Time (max)
70ns
Interface Type
Parallel
Boot Type
Top
Address Bus
21/20Bit
Operating Supply Voltage (typ)
3/3.3V
Operating Temp Range
-40C to 85C
Package Type
TFBGA
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Asynchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8/16Bit
Number Of Words
2M/1M
Supply Current
10mA
Mounting
Surface Mount
Pin Count
48
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M29W160ET7AZA6F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
M29W160ET, M29W160EB
APPENDIX C. BLOCK PROTECTION
Block protection can be used to prevent any oper-
ation from modifying the data stored in the Flash
memory. Each Block can be protected individually.
Once protected, Program and Erase operations
on the block fail to change the data.
There are three techniques that can be used to
control Block Protection, these are the Program-
mer technique, the In-System technique and Tem-
porary Unprotection. Temporary Unprotection is
controlled by the Reset/Block Temporary Unpro-
tection pin, RP; this is described in the Signal De-
scriptions section.
Unlike the Command Interface of the Program/
Erase Controller, the techniques for protecting and
unprotecting blocks could change between differ-
ent Flash memory suppliers.
Programmer Technique
The Programmer technique uses high (V
age levels on some of the bus pins. These cannot
be achieved using a standard microprocessor bus,
therefore the technique is recommended only for
use in Programming Equipment.
To protect a block follow the flowchart in Figure 19,
Programmer Equipment Block Protect Flowchart.
During the Block Protect algorithm, the A19-A12
Address Inputs indicate the address of the block to
be protected. The block will be correctly protected
only if A19-A12 remain valid and stable, and if
Chip Enable is kept Low, V
and Verify phases.
The Chip Unprotect algorithm is used to unprotect
all the memory blocks at the same time. This algo-
rithm can only be used if all of the blocks are pro-
tected first. To unprotect the chip follow Figure 20,
Table 28. Programmer Technique Bus Operations, BYTE = V
36/42
Block Protect
Chip Unprotect
Block Protection
Verify
Block Unprotection
Verify
Operation
V
V
V
V
E
ID
IL
IL
IL
IL
V
V
V
V
G
, all along the Protect
ID
ID
IL
IL
V
V
IL
IL
V
V
W
Pulse
Pulse
IH
IH
ID
A0 = V
A0 = V
) volt-
A9 = V
A9 = V
IL
IL
A12-A19 Block Address
A12-A19 Block Address
, A1 = V
, A1 = V
ID
ID
Address Inputs
, A12-A19 Block Address
, A12 = V
Programmer Equipment Chip Unprotect Flow-
chart. Table 28, Programmer Technique Bus Op-
erations, gives a summary of each operation.
The timing on these flowcharts is critical. Care
should be taken to ensure that, where a pause is
specified, it is followed as closely as possible. Do
not abort the procedure before reaching the end.
Chip Unprotect can take several seconds and a
user message should be provided to show that the
operation is progressing.
In-System Technique
The In-System technique requires a high voltage
level on the Reset/Blocks Temporary Unprotect
pin, RP. This can be achieved without violating the
maximum ratings of the components on the micro-
processor bus, therefore this technique is suitable
for use after the Flash memory has been fitted to
the system.
To protect a block follow the flowchart in Figure 21,
In-System Block Protect Flowchart. To unprotect
the whole chip it is necessary to protect all of the
blocks first, then all the blocks can be unprotected
at the same time. To unprotect the chip follow Fig-
ure 22, In-System Chip Unprotect Flowchart.
The timing on these flowcharts is critical. Care
should be taken to ensure that, where a pause is
specified, it is followed as closely as possible. Do
not allow the microprocessor to service interrupts
that will upset the timing and do not abort the pro-
cedure before reaching the end. Chip Unprotect
can take several seconds and a user message
should be provided to show that the operation is
progressing.
Others = X
Others = X
Others = X
Others = X
A0-A19
IH
IH
, A6 = V
, A6 = V
IH
, A15 = V
IH
IH
IL
or V
, A9 = V
, A9 = V
IL
IH
ID
ID
,
,
DQ15A–1, DQ14-DQ0
Data Inputs/Outputs
Retry = XX00h
Retry = XX01h
Pass = XX01h
Pass = XX00h
X
X