ADWPCIEXPRSKU20 Intel, ADWPCIEXPRSKU20 Datasheet - Page 175
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
ADWPCIEXPRSKU20
Manufacturer Part Number
ADWPCIEXPRSKU20
Description
Manufacturer
Intel
Datasheet
1.ADWPCIEXPRSKU20.pdf
(185 pages)
Specifications of ADWPCIEXPRSKU20
Lead Free Status / Rohs Status
Supplier Unconfirmed
- Current page: 175 of 185
- Download datasheet (2Mb)
T
T
T
T
T
T
T
T
T
T
T
sb_on_delay
vout_holdup
pwok_holdup
pson_on_delay
pwok_on
pwok_low
sb_vout
5VSB_holdup
Intel® Server Board SE7320VP2
Revision 2.1
ac_on_delay
pson_pwok
pwok_off
Item
V1
V2
V4
Vout
V3
Delay from AC being applied to 5VSB being within regulation.
Delay from AC being applied to all output voltages being
within regulation.
Time all output voltages stay within regulation after loss of
AC.
Delay from loss of AC to de-assertion of PWOK
Delay from PSON
limits.
Delay from PSON
Delay from output voltages within regulation limits to PWOK
asserted at turn on.
Delay from PWOK de-asserted to output voltages (3.3V, 5V,
12V, -12V) dropping out of regulation limits.
Duration of PWOK being in the de-asserted state during an
off/on cycle using AC or the PSON signal.
Delay from 5VSB being in regulation to O/Ps being in
regulation at AC turn on.
Time the 5VSB output voltage stays within regulation after
loss of AC.
10%
Vout
#
#
active to output voltages within regulation
deactive to PWOK being de-asserted.
Description
Figure 21. Output Voltage Timing
Intel order number C91056-002
Table 113. Turn On/Off Timing
T
T
vout rise
vout_on
Design and Environmental Specifications
21
20
5
100
1
100
50
70
T
Minimum
vout_off
1500
2500
400
50
1000
1000
Maximum
msec
msec
msec
msec
msec
msec
msec
msec
msec
msec
msec
Units
175