SI4735-D60-GM Silicon Laboratories Inc, SI4735-D60-GM Datasheet
SI4735-D60-GM
Specifications of SI4735-D60-GM
Related parts for SI4735-D60-GM
SI4735-D60-GM Summary of contents
Page 1
B AM/FM/SW/LW R ROADCAST Features Worldwide FM band support (64–108 MHz) Worldwide AM band support (520–1710 kHz) SW band support (Si4734/35) (2.3–26.1 MHz) LW band support (Si4734/35) (153–279 kHz) Excellent real-world performance Integrated VCO ...
Page 2
Si4730/31/34/35-D60 2 Rev. 1.0 ...
Page 3
T C ABLE O F ONTENTS Section 1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Si4730/31/34/35-D60 8. Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
Electrical Specifications Table 1. Recommended Operating Conditions Parameter Analog Supply Voltage Digital and I/O Supply Voltage Power Supply Powerup Rise Time Interface Power Supply Powerup Rise Time Ambient Temperature Notes: 1. All minimum and maximum specifications apply across the ...
Page 6
Si4730/31/34/35-D60 Table 3. DC Characteristics (V = 2 1. Parameter FM Mode V Supply Current AQFN V Supply Current DQFN V Supply Current ASSOP V Supply Current DSSOP ...
Page 7
Table 3. DC Characteristics (Continued 2 1. Parameter 3 Low Level Input Current 4 High Level Output Voltage 4 Low Level Output Voltage Notes: 1. Guaranteed ...
Page 8
Si4730/31/34/35-D60 Table 4. Reset Timing Characteristics (V = 2 1. Parameter RST Pulse Width and GPO1, GPO2/INT Setup to RST GPO1, GPO2/INT Hold from RST Important Notes: 1. ...
Page 9
Table 5. 2-Wire Control Interface Characteristics (V = 2 1. Parameter SCLK Frequency SCLK Low Time SCLK High Time SCLK Input to SDIO Setup (START) SCLK ...
Page 10
Si4730/31/34/35-D60 SU:STA HD:STA LOW 70% SCLK 30% 70% SDIO 30% START t r:IN Figure 2. 2-Wire Control Interface Read and Write Timing Parameters SCLK A6-A0, SDIO R/W START ADDRESS + R/W Figure 3. 2-Wire Control Interface Read ...
Page 11
Table 6. 3-Wire Control Interface Characteristics (V = 2 1. Parameter SCLK Frequency SCLK High Time SCLK Low Time SDIO Input, SEN to SCLKSetup SDIO Input to SCLKHold ...
Page 12
Si4730/31/34/35-D60 Table 7. Digital Audio Interface Characteristics (V = 2 1. Parameter DCLK Cycle Time DCLK Pulse Width High DCLK Pulse Width Low DFS Set-up Time to DCLK ...
Page 13
Table 8. FM Receiver Characteristics (V = 2 1. Parameter Input Frequency 3,4,5,6 Sensitivity 6,7 RDS Sensitivity 7,8 LNA Input Resistance 7,8 LNA Input Capacitance 7,9 Input IP3 ...
Page 14
Si4730/31/34/35-D60 Table 8. FM Receiver Characteristics (V = 2 1. Parameter 3,4,5,6,7,11,12 Intermod Sensitivity 7,11 Audio Output Load Resistance 7,11 Audio Output Load Capacitance 7 Seek/Tune Time 7 ...
Page 15
Table 9. 64–75.9 MHz Input Frequency FM Receiver Characteristics (V = 2 1. Parameter Input Frequency , 4,5,6 8 Sensitivity 7 LNA Input Resistance 7 LNA Input Capacitance ...
Page 16
Si4730/31/34/35-D60 Table 10. AM/SW/LW Receiver Characteristics (V = 2 1. Parameter Symbol Input Frequency 3,4,5 Sensitivity 5,6 Large Signal Voltage Handling 5 Power Supply Rejection Ratio 3,7 Audio ...
Page 17
Table 11. AC Receiver Characteristics—AUXIN Analog to Digital Converter (V = 2 1. Parameter Symbol Total Harmonic Distortion + Noise Dynamic Range/Signal to Noise Ratio Crosstalk Gain Mismatch ...
Page 18
Si4730/31/34/35-D60 Table 13. Reference Clock and Crystal Characteristics (V = 2 1. Parameter 1 RCLK Supported Frequencies 2 RCLK Frequency Tolerance REFCLK_PRESCALE REFCLK Crystal Oscillator Frequency 2 Crystal ...
Page 19
Typical Application Schematic 2.1. QFN Typical Application Schematic 16 C7 DFS 15 C8 DOUT R3 17 GP03/DCLK R2 14 LOUT R1 13 ROUT Si473x Optional: AUXIN/Digital Audio Out OPMODE: 0x5B, 0x0B C2 FM Antenna L1 C3 RSTB Optional: AM ...
Page 20
Si4730/31/34/35-D60 2.2. SSOP Typical Application Schematic Notes: 1. Place C1 close to VA and C4 close to VD pin. 2. All grounds connect directly to GND plane on PCB. 3. Pins 6 and 7 are no connects, leave floating. 4. ...
Page 21
Bill of Materials 3.1. QFN/SSOP Bill of Materials Table 14. Si473x-D60 QFN/SSOP Bill of Materials Component(s) C1 Supply bypass capacitor, 22 nF, ±20%, Z5U/X7R C2 Coupling capacitor, 1 nF, ±20%, Z5U/X7R C3 Coupling capacitor, 0.47 μF, ±20%, Z5U/X7R C4 ...
Page 22
Si4730/31/34/35-D60 4. Functional Description 4.1. Overview RIN ANT LIN FMI AMI ANT RFGND 2.7~5.5 V VDD GND The Si473x-D60 CMOS AM/FM radio receiver IC integrates the complete tuner function from antenna input to audio ...
Page 23
Operating Modes The Si473x operates in either an FM receive, AM receive, or audio AUXIN ADC mode mode, radio signals are received on FMI and processed by the FM front-end circuitry mode, radio signals are ...
Page 24
Si4730/31/34/35-D60 4.6. LW Receiver The Si4734/35 supports the long wave (LW) band from 153 to 279 kHz. The highly integrated Si4734/35 offers continuous digital tuning with components and no factory adjustments. The Si4734/35 also offers adjustable channel step sizes in ...
Page 25
INVERTED (OFALL = 1) DCLK DCLK (OFALL = 0) DFS (OMODE = 0000) 1 DCLK DOUT 1 2 MSB INVERTED (OFALL = 1) DCLK (OFALL = 0) DCLK DFS Left-Justified (OMODE = 0110) DOUT 1 2 MSB ...
Page 26
Si4730/31/34/35-D60 4.9. Stereo Audio Processing The output of the FM demodulator is a stereo multiplexed (MPX) signal. The MPX standard was developed in 1961, and is used worldwide. Today's MPX signal format consists of left + right (L+R) audio, left ...
Page 27
De-emphasis Pre-emphasis and de-emphasis is a technique used by FM broadcasters to improve the signal-to-noise ratio of FM receivers by reducing the effects of high-frequency interference and noise. When the FM signal is transmitted, a pre-emphasis filter is applied ...
Page 28
Si4730/31/34/35-D60 4.20. Control Interface A serial port slave interface is provided, which allows an external controller to send commands to the Si473x and receive responses from the device. The serial port can operate in two bus modes: 2-wire mode and ...
Page 29
GPO Outputs The Si473x provides three general-purpose output pins. The GPO pins can be configured to output a constant low, constant high, or high-impedance. The GPO pins can be reconfigured as specialized functions. 4.22. Firmware Upgrades The Si473x contains ...
Page 30
Si4730/31/34/35-D60 5. Pin Descriptions 5.1. Si473x-GM RFGND Pin Number(s) Name connect. Leave floating. 2 FMI FM RF inputs. FMI should be connected to the antenna trace. 3 RFGND RF ground. Connect to ground plane on PCB. ...
Page 31
Si473x-GU Pin Number(s) Name 1 DOUT/[RIN] Digital output data for digital output mode or Right channel input for AUX IN ADC mode. 2 DFS/[LIN] Digital frame synchronization input for digital output mode or Left channel input for AUXIN ADC ...
Page 32
... Si4731-D60-GM AM/FM Broadcast Radio Receiver with 2 RDS/RBDS Si4731-D60-GU Si4734-D60-GM AM/FM/SW/LW Broadcast Radio Receiver 2 Si4734-D60-GU Si4735-D60-GM AM/FM/SW/LW Broadcast Radio Receiver 2 with RDS/RBDS Si4735-D60-GU Notes: 1. Add an “(R)” at the end of the device part number to denote tape and reel option. 2. SSOP devices operate down Description = ° ...
Page 33
... Justified Year WW = Workweek Si4730/31/34/35-D60 3460 DTTT YWW YWW 30 = Si4730 Si4731 Si4734 Si4735 Firmware Revision 6. Revision D Die. Internal tracking code. Pin 1 Identifier. Assigned by the Assembly House. Corresponds to the last significant digit of the year and work week of the mold date. Rev. 1.0 ...
Page 34
... Part Number Die Revision Line 1 Marking: Firmware Revision Package Type YY = Year WW = Work week Line 2 Marking: TTTTTT = Manufacturing code 34 473XD60GU YYWWTTTTTT 4730 = Si4730; 4731 = Si4731; 4734 = Si4734; 4735 = Si4735 Revision D die Firmware Revision 6. 24-pin SSOP Pb-free package Assigned by the Assembly House. Rev. 1.0 ...
Page 35
Package Outline 8.1. Si473x QFN Figure 12 illustrates the package details for the Si473x. Table 16 lists the values for the dimensions shown in the illustration. Figure 12. 20-Pin Quad Flat No-Lead (QFN) Symbol Millimeters Min Nom A 0.50 ...
Page 36
Si4730/31/34/35-D60 8.2. Si473x SSOP Figure 13 illustrates the package details for the Si473x. Table 17 lists the values for the dimensions shown in the illustration. Dimension θ aaa bbb ccc ...
Page 37
PCB Land Pattern 9.1. Si473x QFN Figure 14 illustrates the PCB land pattern details for the Si473x-D60-GM QFN. Table 18 lists the values for the dimensions shown in the illustration. Si4730/31/34/35-D60 Figure 14. PCB Land Pattern Rev. 1.0 37 ...
Page 38
Si4730/31/34/35-D60 Table 18. PCB Land Pattern Dimensions Symbol Millimeters Min 2.10 Notes: General 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing is per the ...
Page 39
Si473x SSOP Figure 15 illustrates the PCB land pattern details for the Si473x-D60-GU SSOP. Table 19 lists the values for the dimensions shown in the illustration. Table 19. PCB Land Pattern Dimensions Dimension General: ...
Page 40
Si4730/31/34/35-D60 10. Additional Reference Resources Contact your local sales representatives for more information or to obtain copies of the following references: EN55020 Compliance Test Certificate AN332: Si47xx Programming Guide AN383: Si47xx Antenna, Schematic, Layout, and Design Guidelines ...
Page 41
N : OTES Si4730/31/34/35-D60 Rev. 1.0 41 ...
Page 42
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...