4306-0 Peregrine Semiconductor, 4306-0 Datasheet - Page 8
![no-image](/images/no-image-200.jpg)
4306-0
Manufacturer Part Number
4306-0
Description
KIT EVAL FOR 4306 RF DSA
Manufacturer
Peregrine Semiconductor
Series
UltraCMOS™r
Type
Attenuatorr
Datasheet
1.4306-0.pdf
(11 pages)
Specifications of 4306-0
Frequency
0Hz ~ 4GHz
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
PE4306
Other names
4306-00
Figure 17. Serial Interface Timing Diagram
Figure 18. Parallel Interface Timing Diagram
Table 8. Serial Interface AC Characteristics
V
Note: f
©2003-2008 Peregrine Semiconductor Corp. All rights reserved.
Page 8 of 11
DD
Symbol
Clock
Data
LE
= 3.0 V, -40° C < T
f
t
t
t
t
t
t
Clk
ClkH
ClkL
LESUP
LEPW
SDSUP
SDHLD
programming sections of the functional pattern are clocked at
10 MHz to verify fclk specification.
Clk
Parallel Data
is verified during the functional pattern test. Serial
C16:C1
MSB
Serial data clock
frequency (Note 1)
Serial clock HIGH time
Serial clock LOW time
LE set-up time after last
clock falling edge
LE minimum pulse width
Serial data set-up time
before clock rising edge
Serial data hold time
after clock falling edge
t
LE
SDSUP
Parameter
t
SDHLD
A
< 85° C, unless otherwise specified
t
PDSUP
Min
30
30
10
30
10
10
t
LEPW
Max
10
LSB
t
PDHLD
t
LESUP
Unit
MHz
ns
ns
ns
ns
ns
ns
t
LEPW
MSB (first in)
Table 7. 5-Bit Attenuator Serial Programming
Register Map
Note: The stop bit (B0) must always be low to prevent the attenuator
Table 9. Parallel Interface AC Characteristics
V
DD
Symbol
C16
B5
↑
= 3.0 V, -40° C < T
t
t
t
LEPW
PDSUP
PDHLD
from entering an unknown state.
Document No. 70-0160-04 │ UltraCMOS™ RFIC Solutions
B4
C8
LE minimum pulse width
Data set-up time before
rising edge of LE
Data hold time after
falling edge of LE
Parameter
B3
C4
A
< 85° C, unless otherwise specified
B2
C2
Min
10
10
10
Product Specification
B1
C1
Max
LSB (last in)
PE4306
B0
↑
0
Unit
ns
ns
ns