ADM1025ARQZ ON Semiconductor, ADM1025ARQZ Datasheet - Page 16

• Manufacturer Part Number: ADM1025ARQZ
• Description: IC MONITOR SYS/VOLT 5CH 16QSOP
• Manufacturer: ON Semiconductor

Specifications of ADM1025ARQZ

• Applications: PC's, PDA's
• Interface: I²C
• Voltage - Supply: 3 V ~ 5.5 V
• Package / Case: 16-QSOP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADM1025/ADM1025A
3.
4.
5.
NAND TREE TESTS
A NAND tree is provided in the ADM1025/ADM1025A for
Automated Test Equipment (ATE) board level connectivity
testing. The device is placed into NAND Test Mode by
powering up with Pin 9 (D-/NTI) held high. This pin is
automatically sampled after power-up, and if it is connected
high, the NAND test mode is invoked.
The device whose INT output is low responds to the Alert
Response Address, and the master reads its device address.
The address of the device is now known and it can be
interrogated in the usual way.
If more than one device’s INT output is low, the one with
the lowest device address will have priority, in accordance
with normal SMBus arbitration.
Once the ADM1025/ADM1025A has responded to the
Alert Response Address, it will reset its INT output;
however, if the error condition that caused the interrupt
persists, INT will be reasserted on the next monitoring
cycle.
Rev. P5 | Page 16 of 21| www.onsemi.com
In NAND test mode, all digital inputs may be tested as
illustrated below. ADD/RST/INT/NTO will become the NAND
test output pin.
To perform a NAND tree test, all pins are initially driven low.
The test vectors set all inputs low, then one-by-one toggle them
high (keeping them high). Exercising the test circuit with this
“walking one” pattern, starting with the input closest to the
output of the tree, cycling toward the farthest, causes the output
of the tree to toggle with each input change. Allow for a typical
propagation delay of 500 ns. The structure of the NAND tree is
shown in Figure 18.
Note: If any of the inputs shown in Figure 18 are unused, they
should not be connected directly to ground but via a resistor
such as 10 kΩ. This will allow the ATE to drive every input high
so that the NAND tree test can be properly carried out. Refer to
Table 19 for Test Vectors.
Preliminary Technical Data
Figure 18. NAND Tree