PI7C8152BMAIE Pericom Semiconductor, PI7C8152BMAIE Datasheet - Page 68

• Manufacturer Part Number: PI7C8152BMAIE
• Description: IC PCI-PCI BRIDGE 2PORT 160-MQFP
• Manufacturer: Pericom Semiconductor

Specifications of PI7C8152BMAIE

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 160-MQFP, 160-PQFP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

12.1.3
COMMAND REGISTER – OFFSET 04h
Bit
0
1
2
3
4
5
6
7
Function
I/O Space Enable
Memory Space
Enable
Bus Master
Enable
Special Cycle
Enable
Memory Write
And Invalidate
Enable
VGA Palette
Snoop Enable
Parity Error
Response
Wait Cycle
Control
Type
R/W
R/W
R/W
R/O
R/O
R/W
R/W
R/O
Page 68 of 90
Description
Controls response to I/O access on the primary interface
0: ignore I/O transactions on the primary interface
1: enable response to I/O transactions on the primary interface
Reset to 0
Controls response to memory accesses on the primary interface
0: ignore memory transactions on the primary interface
1: enable response to memory transactions on the primary interface
Reset to 0
Controls ability to operate as a bus master on the primary interface
0: do not initiate memory or I/O transactions on the primary
interface and disable response to memory and I/O transactions on
the secondary interface
1: enables PI7C8152x to operate as a master on the primary
interfaces for memory and I/O transactions forwarded from the
secondary interface
Reset to 0
No special cycles defined.
Bit is defined as read only and returns 0 when read
PI7C8152x does not generate memory write and invalidate
transactions except for forwarding a transaction for another master.
Bit is implemented as read only and returns 0 when read (unless
forwarding a transaction for another master)
Controls response to VGA compatible palette accesses
0: ignore VGA palette accesses on the primary
1: enable positive decoding response to VGA palette writes on the
primary interface with I/O address bits AD[9:0] equal to 3C6h,
3C8h, and 3C9h (inclusive of ISA alias; AD[15:10] are not decoded
and may be any value)
Controls response to parity errors
0: PI7C8152x may ignore any parity errors that it detects and
continue normal operation
1: PI7C8152x must take its normal action when a parity error is
detected
Reset to 0
Controls the ability to perform address / data stepping
Read as 0 to indicate PI7C8152x does not perform address / data
stepping.
Reset to 0
2-PORT PCI-TO-PCI BRIDGE
October 16, 2003 – Revision 1.11
ADVANCE INFORMATION
PI7C8152A & PI7C8152B