ISL34341INZ Intersil, ISL34341INZ Datasheet - Page 8
![IC VIDEO SERDES LONG 64-EPTQFP](/photos/28/19/281981/64-tqfp_sml_sml.jpg)
ISL34341INZ
Manufacturer Part Number
ISL34341INZ
Description
IC VIDEO SERDES LONG 64-EPTQFP
Manufacturer
Intersil
Datasheet
1.ISL34341INZ.pdf
(11 pages)
Specifications of ISL34341INZ
Function
Serializer/Deserializer
Input Type
LVCMOS
Output Type
LVCMOS
Number Of Inputs
2
Number Of Outputs
2
Voltage - Supply
1.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TQFP Exposed Pad, 64-eTQFP, 64-HTQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Rate
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISL34341INZ
Manufacturer:
Intersil
Quantity:
33
Part Number:
ISL34341INZ
Manufacturer:
INTERSIL
Quantity:
20 000
Applications
Overview
A pair of ISL34341 SERDES transports 24-bit parallel video
(16-bit parallel video for the ISL34321) along with auxiliary
data over a single 100Ω differential cable either to a display
or from a camera. Auxiliary data is transferred in both
directions and can be used for remote configuration and
telemetry.
The benefits include lower EMI, lower costs, greater
reliability and space savings. The same device can be
configured to be either a serializer or deserializer by setting
one pin (VIDEO_TX), simplifying inventory. RGBA/B/C,
VSYNC, HSYNC, and DATAEN pins are inputs in serializer
mode and outputs in deserializer mode.
The video data presented to the serializer on the parallel
LVCMOS bus is serialized into a high-speed differential
signal. This differential signal is converted back to parallel
video at the remote end by the deserializer. The Side
Channel data is transferred between the SERDES pair
during two lines of the vertical video blanking interval.
When the side-channel is enabled, there will be a number of
PCLK cycles uncertainty from frame-to-frame. This should
not cause sync problems with most displays, as this occurs
during the vertical front porch of the blanking period. When
properly configured, the SERDES link supports end-to-end
transport with fewer than one error in 10
Differential Signals and Termination
The ISL34341 serializes the 24-bit parallel data along with
3 sync signals at 30x the PCLK_IN frequency. The ISL34321
serializes the 16-bit parallel data plus 3 sync signals at 20x
the PCLK_IN frequency. The extra 2 bits per word come
from the 8b/10b encoding scheme which helps create the
highest quality serial link.
VIDEO_TX = 0
RGB[A:C][7:0]
PCLK_OUT
VSYNC
HSYNC
DATAEN
FIGURE 3. PARALLEL VIDEO OUTPUT TIMING [HSYNCPOL = 0, VSYNCPOL = 0, PCLKPOL (reg) = 0]
t
DV
8
VALID DATA
1/f
10
OU
bits.
VALID DATA
ISL34341
t
t
DV
OR
The high bit rate of the differential serial data requires
special care in the layout of traces on PCBs, in the choice
and assembly of connectors, and in the cables themselves.
PCB traces need to be adjacent and matched in length (so
as to minimize the imbalanced coupling to other traces or
elements) and of a geometry to match the impedance of the
transmitter and receiver to minimize reflections. Similar care
needs to be applied to the choice of connectors and cables.
SERIOP and SERION pins incorporate internal differential
termination of the serial signal lines.
SERIO Pin AC-Coupling
AC-coupling minimizes the effects of DC common mode
voltage difference and local power supply variations
between two SERDES. The serializer outputs DC balanced
8b/10b line code, which allows AC-coupling.
The AC-coupling capacitor on SERIO pins must be 27nF on
the serializer board and 27nF on the deserializer board. The
value of the AC-coupling capacitor is very critical since a
value too small will attenuate the high speed signal at low
clock rate. A value too big will slow down the turn around
time for the side-channel.
Receiver Reference Clock (REF_CLK)
The reference clock (REF_CLK) for the PLL is fed into
PCLK_IN pin. REF_CLK is used to recover the clock from
the high speed serial stream. REF_CLK is very sensitive to
any instability. The following conditions must be met at all
times after power is applied to the deserializer, or else the
deserializer may need a manual reset:
• REF_CLK frequency must be within the limits specified
• REF_CLK amplitude must be stable.
A simple 3.3V CMOS crystal oscillator can be used for
REF_CLK.
DATA HELD AT PREVIOUS
t
OF
T
ODC
VALID DATA
October 8, 2010
FN6827.1