AD9826KRS Analog Devices Inc, AD9826KRS Datasheet - Page 6

IC IMAGE SGNL PROC 16BIT 28-SSOP

AD9826KRS

Manufacturer Part Number
AD9826KRS
Description
IC IMAGE SGNL PROC 16BIT 28-SSOP
Manufacturer
Analog Devices Inc
Type
Image Sensorr
Datasheet

Specifications of AD9826KRS

Rohs Status
RoHS non-compliant
Input Type
Logic
Output Type
Logic
Interface
3-Wire Serial
Current - Supply
75mA
Mounting Type
Surface Mount
Package / Case
28-SSOP
Analog Front End Type
CCD
Analog Front End Category
Video
Interface Type
Serial (3-Wire)
Sample Rate
30MSPS
Input Voltage Range
2V
Operating Supply Voltage (min)
3/4.75V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.25V
Resolution
16b
Supply Current
5/75mA
Number Of Adc's
1
Power Supply Type
Analog/Digital
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
28
Package Type
SSOP
Number Of Channels
3
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9826KRS
Manufacturer:
AD
Quantity:
75
Part Number:
AD9826KRS
Manufacturer:
AD
Quantity:
2
Part Number:
AD9826KRS
Manufacturer:
AD
Quantity:
220
Part Number:
AD9826KRS
Manufacturer:
HAR
Quantity:
10
Part Number:
AD9826KRS
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9826KRSRL
Manufacturer:
MAXIM
Quantity:
94 126
Part Number:
AD9826KRSRL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9826KRSZ
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD9826KRSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9826KRSZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9826KRSZRL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9826
DEFINITIONS OF SPECIFICATIONS
INTEGRAL NONLINEARITY (INL)
Integral nonlinearity error refers to the deviation of each individual
code from a line drawn from “zero scale” through “positive full
scale.” The point used as “zero scale” occurs 1/2 LSB before the
first code transition. “Positive full scale” is defined as a level
1 1/2 LSB beyond the last code transition. The deviation is
measured from the middle of each particular code to the true
straight line.
DIFFERENTIAL NONLINEARITY (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Thus every
code must have a finite width. No missing codes guaranteed
to 16-bit resolution indicates that all 65536 codes, respec-
tively, must be present over all operating ranges.
OFFSET ERROR
The first ADC code transition should occur at a level 1/2 LSB
above the nominal zero scale voltage. The offset error is the
deviation of the actual first code transition level from the
ideal level.
GAIN ERROR
The last code transition should occur for an analog value
1 1/2 LSB below the nominal full scale voltage. Gain error is
the deviation of the actual difference between first and last
code transitions and the ideal difference between the first and
last code transitions.
INPUT REFERRED NOISE
The rms output noise is measured using histogram techniques.
The ADC output codes’ standard deviation is calculated in
LSB, and can be converted to an equivalent voltage, using the
relationship 1 LSB = 4 V/65536 = 61 V. The noise may then
be referred to the input of the AD9826 by dividing by the
PGA gain.
CHANNEL-TO-CHANNEL CROSSTALK
In an ideal 3-channel system, the signal in one channel will not
influence the signal level of another channel. The channel-to-
channel crosstalk specification is a measure of the change that
occurs in one channel as the other two channels are varied. In
the AD9826, one channel is grounded and the other two chan-
nels are exercised with full scale input signals. The change in the
output codes from the first channel is measured and compared
with the result when all three channels are grounded. The differ-
ence is the channel-to-channel crosstalk, stated in LSB.
APERTURE DELAY
The aperture delay is the time delay that occurs from when a
sampling edge is applied to the AD9826 until the actual sample
of the input signal is held. Both CDSCLK1 and CDSCLK2
sample the input signal during the transition from high to low,
so the aperture delay is measured from each clock’s falling edge
to the instant the actual internal sample is taken.
POWER SUPPLY REJECTION
Power supply rejection specifies the maximum full-scale change
that occurs from the initial value when the supplies are varied
over the specified limits.

Related parts for AD9826KRS