SI3056-D-FS Silicon Laboratories Inc, SI3056-D-FS Datasheet - Page 26
![IC ISOMODEM SYSTEM-SIDE 16SOIC](/photos/6/80/68073/16-soic__3_9mmwidth__sml.jpg)
SI3056-D-FS
Manufacturer Part Number
SI3056-D-FS
Description
IC ISOMODEM SYSTEM-SIDE 16SOIC
Manufacturer
Silicon Laboratories Inc
Type
Chipsetr
Datasheet
1.SI3056-D-FS.pdf
(94 pages)
Specifications of SI3056-D-FS
Package / Case
16-SOIC (3.9mm Width)
Data Format
V.92
Interface
Serial
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Product
Modem Module
Supply Voltage (min)
3 V
Supply Current
15 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Baud Rates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI3056-D-FS
Manufacturer:
FAIRCHILD
Quantity:
130
Company:
Part Number:
SI3056-D-FSR
Manufacturer:
DSC
Quantity:
1 200
Si3018/19/10
These registers can help determine the following:
5.8.1. Line Voltage Measurement
The Si3056 device reports line voltage with the LVS[7:0]
bits (Register 29) in both on- and off-hook states with a
resolution of 1 V per bit. The accuracy of these bits is
approximately ±10%. Bits 0 through 6 of this register
indicate the value of the line voltage in 2s compliment
format. Bit 7 of this register indicates the polarity of the
tip/ring voltage.
If the INTE bit (Register 2) and the POLM bit (Register
3) are set, a hardware interrupt is generated on the
AOUT/INT pin when bit 7 of the LVS register changes
state. The edge-triggered interrupt is cleared by writing
0 to the POLI bit (Register 4). The POLI bit is set each
time bit 7 of the LVS register changes state and must be
written to 0 to clear it.
The default state of the LVS register forces the LVS bits
to 0 when the line voltage is 3 V or less. The LVFD bit
(Register 31, bit 0) disables the force-to-zero function
and allows the LVS register to display non-zero values
of 3 V and below. This register might display
unpredictable values at line voltages between 0 to 2 V.
At 0 V, the LVS register displays all 0s.
5.8.2. Loop Current Measurement
When the Si3056 is off-hook, the LCS2[7:0] and
LCS[4:0] bits measure loop current in 1.1 mA/bit and
3.3 mA/bit resolution respectively. These bits enable
26
When on-hook, detect if a line is connected.
When on-hook, detect if a parallel phone is off-hook.
When off-hook, detect if a parallel phone goes on or
off-hook.
Detect if enough loop current is available to operate.
When used in conjunction with the OPD bit, detect if
an overcurrent condition exists. (See "5.22.Overload
Detection" on page 35.)
BITS
LCS
Figure 19. Typical Loop Current LCS Transfer Function
30
25
20
15
10
5
0
0
3.3
6.6
9.9 13.2 16.5 19.8 23.1 26.4
29.7
33
36.3 39.6 42.9 46.2 49.5 52.8 56.1 59.1 62.7 66
Loop Current (mA)
Rev. 1.05
detection of another phone going off-hook by monitoring
the dc loop current. The LCS bits are decoded from
LCS2; so, both are available at the same time. The line
current sense transfer function is shown in Figure 19
and detailed in Table 16. The LCS and LCS2 bits report
loop current down to the minimum operating loop
current for the DAA. Below this threshold, the reported
value of loop current is unpredictable.
5.9. Off-Hook
The communication system generates an off-hook
command by applying a logic 0 to the OFHK pin or by
setting the OH bit (Register 5, bit 0).The OFHK pin must
be enabled by setting the OHE bit (Register 5, bit 1).
The polarity of the OFHK pin is selected by the OPOL
bit (Register 5, bit 4). With OFHK asserted, the system
is in an off-hook state.
The off-hook state seizes the line for incoming/outgoing
calls and also can be used for pulse dialing. With OFHK
deasserted, negligible dc current flows through the
hookswitch. When the OFHK pin is asserted, the
hookswitch transistor pair, Q1 and Q2, turn on. This
applies a termination impedance across TIP and RING
and causes dc loop current to flow. The termination
impedance has an ac and dc component.
LCS[4:0]
00000
00100
69.3 72.6 75.9 79.2
11111
Table 16. Loop Current Transfer Function
82.5 85.8 89.1 92.4 95.7 99 102.3
Insufficient
operation. Use the DOD bit (Register 19,
bit 1) to determine if a line is connected.
Minimum line current for normal operation.
Loop current is greater than 127 mA. An
overcurrent situation may exist.
Possible Overload
line
127
Condition
current
for
normal