C200HW-CE002 Omron, C200HW-CE002 Datasheet - Page 115
![no-image](/images/manufacturer_photos/0/4/494/omron_sml.jpg)
C200HW-CE002
Manufacturer Part Number
C200HW-CE002
Description
DOUBLE CPU BUS
Manufacturer
Omron
Datasheet
1.C1000H-COV01.pdf
(153 pages)
Specifications of C200HW-CE002
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
C200HWCE002
- Current page: 115 of 153
- Download datasheet (9Mb)
112
PROGRAMMING INSTRUCTIONS
DATA COMPARISON INSTRUCTIONS
NAME MNEMONIC
COMPARE
(@)CMP(20)
SIGNED BINARY COMPARE
(@)CPS
DOUBLE COMPARE
CMPL(60)
DOUBLE SIGNED BINARY
COMPARE
(@)CPSL
BLOCK
COMPARE
(@)BCMP(68)
TABLE COMPARE
(@)TCMP(85)
An instruction marked with “@” can be used as a differentiated instruction that will be executed only once each time the instruction
executing condition is turned ON.
An instruction marked with “
An instruction marked with “
” is an expansion instruction. These instructions must be assigned function codes before they can be used.
” is an expansion instruction. The assigned function code is the default for the C200HX/HG/HE PLC.
SYMBOL
CMPL(60)
BCMP(68)
CMP(20)
TCMP(85)
CPSL(--)
CPS(--)
Cp1
Cp2
Cp1
Cp2
Cp1
Cp2
CD
S
S
CB
TB
S
R
R
1
2
Compares a 1-word binary value (S) with the 16 ranges
given in the comparison table (CB is the starting word of
the comparison block). If the value falls within any of the
ranges, the corresponding bits in the result word (R) will
be set.
FUNCTION
Compares the data in two 4-digit hexadecimal words
(Cp1 and Cp2) and outputs result to the GR, EQ, or LE
Flags.
Compares two 16-bit (4-digit) signed binary values and
outputs the result to the GR, EQ, and LE flags.
Compares the 8-digit hexadecimal values in words
S
indicates the result using the Greater Than, Less Than,
and Equal Flags.
Compares two 32-bit (8-digit) signed binary values and
outputs the result to the GR, EQ, and LE flags.
Compares a 4-digit hexadecimal value (CD) with val-
ues in table consisting of 16 words. If the value of CD
falls within any of the comparison ranges, correspond-
ing bits in result word (R) are set.
1: same
0: different
S
1
CD
+1 and S
Lower limit
Lower limit
CB
CB+2
CB+4
CB+30
1
Tb+13
Tb+14
Tb+15
Tb+1
Upper limit
S
Tb
with the values in S
CB+1
CB+3
CB+5
CB+31
Upper limit 1
Result
R
1
1
1
0
0
0
1
0
1
0
2
+1 and S
2
, and