Z8623012SSG Zilog, Z8623012SSG Datasheet - Page 47
![no-image](/images/manufacturer_photos/0/7/729/zilog_sml.jpg)
Z8623012SSG
Manufacturer Part Number
Z8623012SSG
Description
IC SMART V-CHIP W/2ND I2C 18SOIC
Manufacturer
Zilog
Type
Video Decoderr
Datasheet
1.Z8623012PSC.pdf
(61 pages)
Specifications of Z8623012SSG
Applications
Set-Top Boxes, TV
Voltage - Supply, Digital
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Package / Case
18-SOIC (7.5mm Width)
Processor Series
Z8623x
Core
Z80
Data Bus Width
8 bit
Program Memory Type
CMOS
Maximum Clock Frequency
12 MHz
Operating Supply Voltage
4.75 V to 5.25 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Supply, Analog
-
Lead Free Status / Rohs Status
Details
8.3 DC C
T
8.4 AC
8.4.1 Composite Video Input
8.5 E
8.5.1 Non-Standard Video Signals
PS000401-TVC0699
Symbol
V
V
V
V
I
I
Kf
I
IL
DD
LP
ABLE
IL
IH
OL
OH
36. DC C
LECTRICAL
AND
Parameter
Input Voltage Low
Input Voltage High
Output Voltage Low
Output Voltage High
Input Leakage
Supply Current
VCO Gain
Loop Filter Current
HARACTERISTICS
HARACTERISTICS
T
IMING
C
HARACTERISTICS
DC C
T
Non-standard video signals must have the following characteristics:
T
Parameter
Amplitude
Polarity
Bandwidth
Signal Type
Max Input R
DC Offset
Parameter
Sync Amplitude
Vertical Pulse
Width
Vertical Pulse Tilt
C
ABLE
ABLE
HARACTERISTICS
HARACTERISTICS
37. C
38. N
—T
A
OMPOSITE
ON
= 0ºC to +70ºC; V
-S
Z86230—PRELIMINARY
I
I
TANDARD
OH
OL
Conditions
0V, V
= 1.00 mA
= 0.75 mA
Conditions
1.0V p-p ±3 dB
Sync tips negative
600 kHz
Interlaced
470 ohms
Signal must be AC-coupled with a minimum series
capacitance of 0.1 µF
Conditions
200 mV minimum
3H ±0.5H
20 mV maximum
V
IDEO
DD
V
IDEO
I
NPUT
DD
S
= +4.75V to +5.25V
IGNALS
V
0.7 V
DD
Min.
–3.0
0
–
–
–
–0.4V
DD
E
0.2 V
LECTRICAL
Max.
TBD
TBD
V
0.4
3.0
–2
30
DD
DD
C
HARACTERISTICS
MHz/V
Unit
mA
mA
mA
V
V
V
V
47