MAX9526AEI+ Maxim Integrated Products, MAX9526AEI+ Datasheet
MAX9526AEI+
Specifications of MAX9526AEI+
Related parts for MAX9526AEI+
MAX9526AEI+ Summary of contents
Page 1
... Full Automotive Temperature Range (-40°C to +125°C) o Low-Power Modes Shutdown (< 100µW typ) Sleep Mode with Continuous Activity Detection (< 5mW typ) o 2-to-1 Video Input Mux with AGC PART MAX9526AEI+ MAX9526AEI/V+ MAX9526ATJ+ MAX9526ATJ/V+ + Denotes lead(Pb)-free/RoHS-compliant package. /V denotes an automotive qualified part Exposed pad. V ...
Page 2
Low-Power, High-Performance NTSC/PAL Video Decoder ABSOLUTE MAXIMUM RATINGS AVDD to AGND .......................................................-0.3V to +2V DVDD to DGND ........................................................-0.3V to +2V DVDDIO to DGND .................................................-0.3V to +3.6V AGND to DGND.....................................................-0.1V to +0.1V D9–D0, LLC to DGND .........................-0.3V to (DVDDIO + 0.3V) ...
Page 3
ELECTRICAL CHARACTERISTICS (continued +1.8V +3.3V, V AVDD DVDD DVDDIO T = +25°C.) (Note 1) A PARAMETER SYMBOL Sync Slice Comparator Level DC Restore Current DAC Full- Scale Range (Source and Sink) (Note 3) D ...
Page 4
Low-Power, High-Performance NTSC/PAL Video Decoder ELECTRICAL CHARACTERISTICS (continued +1.8V +3.3V, V AVDD DVDD DVDDIO T = +25°C.) (Note 1) A PARAMETER SYMBOL D i ffer enti al Gai Resp ...
Page 5
ELECTRICAL CHARACTERISTICS (continued +1.8V +3.3V, V AVDD DVDD DVDDIO T = +25°C.) (Note 1) A PARAMETER SYMBOL CRYSTAL OSCILLATOR Fr eq uency X TAL/ TAL2 Inp aci tance ...
Page 6
Low-Power, High-Performance NTSC/PAL Video Decoder ELECTRICAL CHARACTERISTICS (continued +1.8V +3.3V, V AVDD DVDD DVDDIO T = +25°C.) (Note 1) A PARAMETER SYMBOL Output High Voltage Data to LLC Rising Edge Hold Time Data to ...
Page 7
V = +1.8V 3.3V, V AVDD DVDD DVDDIO T = +25°C.) A FULL-SCALE CONVERSION RANGE 800 600 400 200 GAIN CODE (Reg0x0A[3:0]) (DECIMAL) ADC SNR vs. GAIN CODE ...
Page 8
Low-Power, High-Performance NTSC/PAL Video Decoder ( +1.8V 3.3V, V AVDD DVDD DVDDIO T = +25°C.) A DECODED VIDEO OUTPUT 100% COLOR BARS (Cb WAVEFORM) 1000 800 600 400 200 TIME ...
Page 9
PIN NAME QSOP TQFN- IN1 REF IN2 4 1 AGND 5 2 AVDD 6 3 XTAL2 7 4 XTAL/OSC DEVADR 10 DVDD 11, ...
Page 10
Low-Power, High-Performance NTSC/PAL Video Decoder Detailed Description The MAX9526 is a simple, low-power video decoder that converts all modes of NTSC and PAL composite video signals to 10-bit YCbCr component video com- patible with the ITU-R BT.656 standard. The device ...
Page 11
XTAL/OSC XTAL2 Figure 2. Sync Processing, Clock Generation, and PLL A differential signal path is used to process the analog video signal to minimize the effect of noise coupling reference ( 850mV is internally generated REF ...
Page 12
Low-Power, High-Performance NTSC/PAL Video Decoder The sync processing block extracts the sync information and automatically detects 525 line or 625 line inputs. Clock Generator and PLL The PLL operates in either line-locked clock (LLC) mode or async mode. Selection of ...
Page 13
SYNC-LEVEL FROM 10 CORRECTION ANALOG AND FRONT-END SYNC EXTRACTION NTSC/PAL SYNC PROCESSOR NONSTD VIDEO AND ANALOG COPY PROTECTION DETECT HORZ, VERT, FRAME NONSTD VIDEO Figure 3. Digital Composite Decoding Functional Diagram standards automatically. See the Standard Select, Shutdown, and Control ...
Page 14
Low-Power, High-Performance NTSC/PAL Video Decoder Table 1. MAX9526 Clock Mode Summary SEL XTAL_DIS _54MHz REGISTER 0x0D REGISTER 0x0E REGISTER 0x0D ...
Page 15
Y IMAGE ENHANCEMENT Cb AND COLOR Cr CORRECTION TIMING INFO Figure 4. Digital Output Processing Table 2. ITU-R BT.656 SAV and EAV Code Sequence CONDITION FIELD V TIME H TIME Even Blank EAV Even Blank SAV Even Active EAV Even ...
Page 16
Low-Power, High-Performance NTSC/PAL Video Decoder CVBS INPUT 1 0.1µF 37.5Ω 37.5Ω CVBS INPUT 2 0.1µF 37.5Ω 37.5Ω CVBS INPUT 3 0.1µF 37.5Ω 37.5Ω CVBS INPUT 4 0.1µF 37.5Ω 37.5Ω SDA SCL 2 ...
Page 17
CVBS INPUT 1 37.5Ω 0.1µF 37.5Ω CVBS INPUT 2 37.5Ω DVDDIO 10kΩ 10kΩ SDA SCL ADDR INTERFACE Figure 8. MAX9526 Typical Application Circuit with Additional Supply Isolation CVBS IN LOOPBACK OUT Figure 9. Loopback ...
Page 18
Low-Power, High-Performance NTSC/PAL Video Decoder Table 3. Recommended Crystal Parameters PARAMETER Frequency Fundamental mode only Maximum Crystal ESR Room temperature Line-locked mode Accuracy Async mode with multiple decoders Applications Information Multiple Decoder Operation Multiple asynchronous video input signals can be ...
Page 19
SDA while SCL is high (Figure 11). A START condition from the master signals the beginning of a transmission to the MAX9526. The master terminates transmission, and frees the bus, by issuing a STOP con- dition. The bus ...
Page 20
Low-Power, High-Performance NTSC/PAL Video Decoder SDA DAT t LOW SCL t HIGH STA t R START CONDITION 2 Figure 10 Serial Interface Timing Diagram S Sr SCL SDA Figure 11. START, STOP, ...
Page 21
ACKNOWLEDGE FROM MAX9526 S SLAVE ADDRESS R/W Figure 13. Writing a Byte of Data to the MAX9526 ACKNOWLEDGE FROM MAX9526 ACKNOWLEDGE FROM MAX9526 S SLAVE ADDRESS 0 A R/W Figure 14. Writing n Bytes of Data to the MAX9526 ACKNOWLEDGE ...
Page 22
Low-Power, High-Performance NTSC/PAL Video Decoder Programming the MAX9526 2 Table 4 shows register map. All static bits should not be programmed to any values other than the default value listed in Table 4. Table 4. Register Map ...
Page 23
Status Register 0 REG B7 B6 0x00 VID1 VID2 Video Input 1 Active (VID1 Active video detected at V IN1 active video detected on V Video Input 2 Active (VID2 Active video detected ...
Page 24
Low-Power, High-Performance NTSC/PAL Video Decoder Interrupt Mask Register 0 REG B7 B6 0x02 IVID1 IVID2 Active Video 1 Interrupt (IVID1 Change in VID1 bit status triggers a hardware interrupt interrupt on VID1 changes (default). See ...
Page 25
Standard Select, Shutdown, and Control Register REG B7 B6 0x04 STDSEL Video Standard Select (STDSEL) Bit B7 (TYPE NTSC J, PAL 60, NTSC 4.43 NTSC M (standard NTSC), PAL M, PAL B/G/H/I/D (standard PAL), PAL Combination ...
Page 26
Low-Power, High-Performance NTSC/PAL Video Decoder Contrast Control Register REG B7 B6 0x05 0x00 = Luma gain is 0. 0x80 = Luma gain is 1 (default). 0xFF = Luma gain is 255/128, or approximately 2. When ACP is detected (register 0x01, ...
Page 27
Video Input Select and Clamp Control Register REG B7 B6 0x09 AUTOSEL INSEL Video Auto-Select (AUTOSEL Automatically selects video input with activity detect. When activity is present on both or neither V V after a reset (POR, register ...
Page 28
Low-Power, High-Performance NTSC/PAL Video Decoder Analog AGC Gain (AGCGAIN) This bit controls the gain of the analog AGC preceding the ADC. This bit only functions when ADAGC = 1. The Table 6. Analog AGC Code and Gain Values TYPICAL FULL-SCALE ...
Page 29
Color Test Signal Register REG B7 B6 0x0C RAWADC 0 ADC-Only Mode (RAWADC D9–D0 are the ADC outputs directly without being processed by video demodulator D9–D0 are 10-bit YCbCr component video (default). With RAWADC = 1, ...
Page 30
Low-Power, High-Performance NTSC/PAL Video Decoder Table 7. Output Test Signal Setup STDSEL REGISTER DESCRIPTION 0x04 B7-5 Default mode, test pattern has last timing standard 0X0 used at output Force test pattern with last timing standard used at 0X0 output Force ...
Page 31
Clock and Output Control Register REG B7 B6 0x0D 0 CLIP ITU-R BT.656 Standard Clipping Level (CLIP Clip ITU output to Y range is between 64–940 and CbCr range is between 64–960 Clip ITU output to ...
Page 32
Low-Power, High-Performance NTSC/PAL Video Decoder LLC D9– Figure 18. Horizontal and Vertical Sync Timing PLL Control Register REG B7 B6 0x0E 0 0 Line-Locked Clock Mode (LLC_MODE Async mode or line-locked ...
Page 33
TOP VIEW N.C. 29 MAX9526 V 30 IN1 V 31 REF V 32 IN2 + TQFN *EP = EXPOSED PAD Chip ...
Page 34
Low-Power, High-Performance NTSC/PAL Video Decoder 0.1µF 37.5Ω CVBS INPUT 1 37.5Ω 37.5Ω CVBS INPUT 2 37.5Ω DVDDIO 10kΩ 10kΩ SDA SCL ADDR INTERFACE 34 ______________________________________________________________________________________ 0.1µF 0.1µF AVDD DVDD DVDDIO 0.1µF V LLC IN1 ...
Page 35
For the latest package outline information and land patterns (footprints www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing per- ...
Page 36
Low-Power, High-Performance NTSC/PAL Video Decoder For the latest package outline information and land patterns (footprints www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix ...
Page 37
For the latest package outline information and land patterns (footprints www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing per- ...
Page 38
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 38 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2011 Maxim Integrated Products DESCRIPTION Maxim is a registered trademark of Maxim Integrated Products, Inc ...