GAL20V8B-25LPN Lattice, GAL20V8B-25LPN Datasheet

GAL20V8B-25LPN

Manufacturer Part Number

GAL20V8B-25LPN

Description

PLD, 8 MC 166MHZ EECMOS 5V 24 PDIP

Manufacturer

Lattice

Datasheet

1.GAL20V8B-25LPN.pdf (6 pages)

Specifications of GAL20V8B-25LPN

Circuit Type

Advanced, Electrically Erasable

Current, Supply

75 mA

Logic Function

Programmable

Logic Type

CMOS

Package Type

PDIP-24

Special Features

High Speed

Temperature, Operating, Range

0 to +75 °C

Voltage, Supply

4.75 to 5.25 V

Lead Free Status / Rohs Status

RoHS Compliant part Electrostatic Device

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

GAL20V8B-25LPN

Manufacturer:

LAITTICE

Quantity:

1 900

Company:

BOSTOCK HK LIMITED

Part Number:

GAL20V8B-25LPN

Manufacturer:

LATTICE

Quantity:

2 979

Company:

Meier Automation Equipment Co., Limited

Part Number:

GAL20V8B-25LPN

Manufacturer:

LATTICE

Quantity:

20 000

Current page: 1 of 6
Download datasheet (362Kb)

• HIGH PERFORMANCE E

• 50% to 75% REDUCTION IN POWER FROM BIPOLAR

• ACTIVE PULL-UPS ON ALL PINS

• E

• EIGHT OUTPUT LOGIC MACROCELLS

• PRELOAD AND POWER-ON RESET OF ALL REGISTERS

• APPLICATIONS INCLUDE:

• ELECTRONIC SIGNATURE FOR IDENTIFICATION

• LEAD-FREE PACKAGE OPTIONS

The GAL20V8C, at 5ns maximum propagation delay time, com-

bines a high performance CMOS process with Electrically Eras-

able (E

performance available in the PLD market. High speed erase times

(<100ms) allow the devices to be reprogrammed quickly and ef-

ficiently.

The generic architecture provides maximum design flexibility by

allowing the Output Logic Macrocell (OLMC) to be configured by

the user. An important subset of the many architecture configura-

tions possible with the GAL20V8 are the PAL architectures listed

in the table of the macrocell description section. GAL20V8 devices

are capable of emulating any of these PAL architectures with full

function/fuse map/parametric compatibility.

Unique test circuitry and reprogrammable cells allow complete AC,

DC, and functional testing during manufacture. As a result, Lattice

Semiconductor delivers 100% field programmability and function-

ality of all GAL products. In addition, 100 erase/write cycles and

data retention in excess of 20 years are specified.

to change without notice.

LATTICE SEMICONDUCTOR CORP

20v8_07

Features

Description

— 5 ns Maximum Propagation Delay

— Fmax = 166 MHz

— 4 ns Maximum from Clock Input to Data Output

— UltraMOS

— 75mA Typ Icc on Low Power Device

— 45mA Typ Icc on Quarter Power Device

— Reconfigurable Logic

— Reprogrammable Cells

— 100% Tested/100% Yields

— High Speed Electrical Erasure (<100ms)

— 20 Year Data Retention

— Maximum Flexibility for Complex Logic Designs

— Programmable Output Polarity

— Also Emulates 24-pin PAL

— 100% Functional Testability

— DMA Control

— State Machine Control

— High Speed Graphics Processing

— Standard Logic Speed Upgrade

CELL TECHNOLOGY

Fuse Map/Parametric Compatibility

) floating gate technology to provide the highest speed

Advanced CMOS Technology

CMOS

Devices with Full Function/

TECHNOLOGY

Functional Block Diagram

Pin Configuration

I/CLK

GAL20V8

Top View

PLCC

High Performance E

I/O/Q

Generic Array Logic™

GAL20V8

I/CLK

GND

IMUX

OLMC

IMUX

20V8

GAL

DIP

CLK

CMOS PLD

I/O/Q

I/OE

Vcc

I/O/Q

I/OE

Related parts for GAL20V8B-25LPN

GAL20V8B-25LPN Summary of contents

Page 1

... GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified. Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. ...

Page 2

... Lead-Free Packaging Commercial Grade Specifications Industrial Grade Specifications Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory. Part Number Description XXXXXXXX GAL20V8C Device Name GAL20V8B Speed (ns Low Power Power Q = Quarter Power Specifications GAL20V8 Grade Blank = Commercial I = Industrial Package P = Plastic DIP ...

Page 3

Output Logic Macrocell (OLMC) The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accom- plished by development software/hardware and is completely trans- parent to the user. There are three global OLMC ...

Page 4

... The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information. 2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested. 3) Typical values are at Vcc = 5V and T A Specifications GAL20V8B Recommended Operating Conditions (1) Commercial Devices: +1.0V ...

Page 5

... Calculated from fmax with internal feedback. Refer to fmax Descriptions section. 3) Refer to fmax Descriptions section. Capacitance ( ° 1.0 MHz) SYMBOL PARAMETER C Input Capacitance I C I/O Capacitance I/O *Characterized but not 100% tested. Specifications GAL20V8B Specifications GAL20V8 Over Recommended Operating Conditions COM COM / IND -7 -10 MIN. MAX. MIN. MAX — ...

Page 6

... Input Rise and GAL20V8B Fall Times GAL20V8C Input Timing Reference Levels Output Timing Reference Levels Output Load 3-state levels are measured 0.5V from steady-state active level. GAL20V8B Output Load Conditions (see figure) Test Condition 200Ω B Active High ∞ Active Low 200Ω ...

Related keywords

GAL20V8B-25LPN datasheet
GAL20V8B-25LPN data sheet
GAL20V8B-25LPN pdf datasheet
GAL20V8B-25LPN component
GAL20V8B-25LPN part
GAL20V8B-25LPN distributor
GAL20V8B-25LPN RoHS
GAL20V8B-25LPN datasheet download