78M6613-IMR/F/PL2 Maxim Integrated Products, 78M6613-IMR/F/PL2 Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
78M6613-IMR/F/PL2
Manufacturer Part Number
78M6613-IMR/F/PL2
Description
Current & Power Monitors & Regulators Sgl Phase AC Pwr Measurement IC
Manufacturer
Maxim Integrated Products
Datasheet
1.78M6613-IMF.pdf
(33 pages)
Specifications of 78M6613-IMR/F/PL2
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
78M6613 Data Sheet
2.2 Reset Behavior
Reset Mode: When the RESET pin is pulled high all digital activity stops. The oscillator continues to
run. Additionally, all I/O RAM bits are set to their default states.
Once initiated, the reset mode will persist until the reset timer times out. This will occur in 4096 CK32
clock cycles (32768 Hz clock cycles from PLL block) after RESET goes low, at which time the MPU will
begin executing its preboot and boot sequences from address 00.
2.3
The data flow between CE and MPU is shown in
engine (CE) sequentially processes the samples from the voltage inputs on pins A0, A1, A2, and A3,
performing calculations to measure active power (Wh), reactive power (VARh), A
four-quadrant measurements. These measurements are then accessed by the MPU, processed further
and output using the peripheral devices available to the MPU.
12
Data Flow
Samples
Processor
I/O RAM (Configuration RAM)
CE
Pre -
Figure 5: MPU/CE Data Flow
IRQ
Data
Figure
Processor
MPU
5. In a typical application, the 32-bit compute
Post -
Processed
Measurement
Data
2
h, and V
2
DS_6613_018
h for
Rev. 1.1